1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273
|
/* $Id: afbinit.c,v 1.1.1.1 1999/09/08 06:42:36 davem Exp $
* afbinit.c: Init AFB for general purpose usage at system
* boot. Actually all this program does is
* load the firmware ucode needed on the AFB_FLOAT
* chips.
*
* Copyright (C) 1999 David S. Miller (davem@redhat.com)
*/
#include <sys/types.h>
#include <sys/stat.h>
#include <sys/mman.h>
#include <unistd.h>
#include <fcntl.h>
#include <stdio.h>
/* Define this to debug the microcode loading procedure. */
#undef DEBUG_UCODE_LOAD
/* Default microcode file name if none explicitly specified. */
#define UCODE_FILE "/usr/lib/afb.ucode"
/* In order to make this quick hack completely self-contained, I
* hardcode the AFB register offsets with these macros.
*/
#define AFB_UREG_UCSR(uregs) ((volatile unsigned int *)(((char *)uregs) + 0x0900))
#define AFB_UREG_FEM(uregs) ((volatile unsigned int *)(((char *)uregs) + 0x1540))
#define AFB_UREG_SRAMAR(uregs) ((volatile unsigned int *)(((char *)uregs) + 0x1550))
#define AFB_KREG_SRAM36(kregs) (((char *)kregs) + 0x14c0)
#define AFB_KREG_ASCR(kregs) ((volatile unsigned int *)(((char *)kregs) + 0x0800))
#define AFB_ASCR_RESTART 0x00040000
#define AFB_ASCR_STOP 0x00020000
#define AFB_KREG_KCSR(kregs) ((volatile unsigned int *)(((char *)kregs) + 0x0900))
#define FFB_UCSR_ALL_BUSY 0x03000000
#define FFBFifo(uregs, __n) \
do { void *tmp = (uregs); \
while(((*AFB_UREG_UCSR(tmp) & 0xfff) - 8) < (__n)) \
__asm__ __volatile__("" : : : "memory"); \
} while(0)
#define FFBWait(uregs) \
do { void *tmp = (uregs); \
while(*(AFB_UREG_UCSR(tmp)) & FFB_UCSR_ALL_BUSY) \
__asm__ __volatile__("membar #Sync" : : : "memory"); \
} while(0)
static void sandblast_sram(char *ucodep, int blocks, void *afb_uregs, void *afb_kregs)
{
char *sram = AFB_KREG_SRAM36(afb_kregs);
/* Reset SRAM address. */
*(AFB_UREG_SRAMAR(afb_uregs)) = 0;
/* Poke it. */
while(blocks--) {
FFBFifo(afb_uregs, 16);
__asm__ __volatile__("ld [%0 + 0x00], %%f1\n\t"
"ld [%0 + 0x04], %%f0\n\t"
"ld [%0 + 0x08], %%f3\n\t"
"ld [%0 + 0x0c], %%f2\n\t"
"ld [%0 + 0x10], %%f5\n\t"
"ld [%0 + 0x14], %%f4\n\t"
"ld [%0 + 0x18], %%f7\n\t"
"ld [%0 + 0x1c], %%f6\n\t"
"ld [%0 + 0x20], %%f9\n\t"
"ld [%0 + 0x24], %%f8\n\t"
"ld [%0 + 0x28], %%f11\n\t"
"ld [%0 + 0x2c], %%f10\n\t"
"ld [%0 + 0x30], %%f13\n\t"
"ld [%0 + 0x34], %%f12\n\t"
"ld [%0 + 0x38], %%f15\n\t"
"ld [%0 + 0x3c], %%f14\n\t"
"membar #Sync\n\t"
"stda %%f0, [%1] 240\n\t"
"membar #Sync"
: : "r" (ucodep), "r" (sram));
ucodep += 64;
}
/* Wait for the chip to eat it. */
FFBWait(afb_uregs);
/* Read it back to ensure completion. */
__asm__ __volatile__("ldda [%0] 240, %%f0\n\t"
"membar #Sync"
: : "r" (sram));
}
/* Note, if you try to enable a non-existant float chip
* this will lock up the chip.
*/
static void afb_ucode_upload(char *ucodep, int nblocks, void *uregs, void *kregs)
{
unsigned int all_floats = *(AFB_KREG_ASCR(kregs)) & 0x3f;
unsigned int orig_fem;
/* Idle raster processor. Touching the float enable mask
* while the floats are busy can flatline the machine.
*/
FFBWait(uregs);
/* Set all valid float enable bits. */
#ifdef DEBUG_UCODE_LOAD
printf("\nSet FEM %08x\n", all_floats);
fflush(stdout);
#endif
*(AFB_UREG_FEM(uregs)) = all_floats;
/* Stop all floats. */
#ifdef DEBUG_UCODE_LOAD
printf("Set ASCR %08x\n", AFB_ASCR_STOP);
fflush(stdout);
#endif
*(AFB_KREG_ASCR(kregs)) = AFB_ASCR_STOP;
/* Idle again, just to be sure. */
#ifdef DEBUG_UCODE_LOAD
printf("Idle RP\n");
fflush(stdout);
#endif
FFBWait(uregs);
/* Ok, we should be in a state where it is safe to write
* into the SRAM of the float processors.
*/
if (all_floats & ~1) {
/* Enable all floats except float zero. */
#ifdef DEBUG_UCODE_LOAD
printf("Set FEM %08x\n", (all_floats & ~1) & 0x3f);
fflush(stdout);
#endif
*(AFB_UREG_FEM(uregs)) = (all_floats & ~1) & 0x3f;
/* Load ucode into SRAM. */
#ifdef DEBUG_UCODE_LOAD
printf("Write SRAM\n");
fflush(stdout);
#endif
sandblast_sram(ucodep, nblocks, uregs, kregs);
}
/* Now, enable _only_ float zero. */
#ifdef DEBUG_UCODE_LOAD
printf("Set FEM %08x\n", (all_floats & 1));
fflush(stdout);
#endif
*(AFB_UREG_FEM(uregs)) = (all_floats & 1);
/* Load ucode again. */
#ifdef DEBUG_UCODE_LOAD
printf("Write SRAM\n");
fflush(stdout);
#endif
sandblast_sram(ucodep, nblocks, uregs, kregs);
/* No we must get the floats going once more.
* First enable all floats again.
*/
#ifdef DEBUG_UCODE_LOAD
printf("Set FEM %08x\n", all_floats);
fflush(stdout);
#endif
*(AFB_UREG_FEM(uregs)) = all_floats;
/* Kick the ASCR to restart them. */
#ifdef DEBUG_UCODE_LOAD
printf("Set ASCR %08x\n", AFB_ASCR_RESTART);
fflush(stdout);
#endif
*(AFB_KREG_ASCR(kregs)) = AFB_ASCR_RESTART;
/* Idle FBC/RP once more... */
#ifdef DEBUG_UCODE_LOAD
printf("Idle RP\n");
fflush(stdout);
#endif
FFBWait(uregs);
#ifdef DEBUG_UCODE_LOAD
printf("Done!!!!\n");
fflush(stdout);
#endif
}
static void usage(char *me)
{
printf("Usage: %s /dev/fb[0123] [ucode_file]\n", me);
exit(1);
}
int main(int argc, char **argp)
{
struct afb_ucode_header {
char ident[8];
unsigned int ucode_words;
unsigned int __unused[2];
} ucheader;
unsigned int *ucode;
int afb_fd, ucode_fd, ucode_version;
void *uregs, *kregs;
char *afb_fname;
char *ucode_fname = UCODE_FILE;
if(argc != 2 && argc != 3)
usage(argp[0]);
afb_fname = argp[1];
if(argc == 3)
ucode_fname = argp[2];
afb_fd = open(afb_fname, O_RDWR);
if(afb_fd == -1) {
perror("Open AFB device");
exit(1);
}
ucode_fd = open(ucode_fname, O_RDONLY);
if(ucode_fd == -1) {
perror("Open AFB ucode file");
exit(1);
}
memset(&ucheader, 0, sizeof(ucheader));
if(read(ucode_fd, &ucheader, sizeof(ucheader)) == -1) {
perror("Read UCODE header");
exit(1);
}
ucode = (unsigned int *)malloc(ucheader.ucode_words << 2);
if(ucode == NULL) {
fprintf(stderr, "Cannot malloc %d bytes for UCODE.\n",
ucheader.ucode_words << 2);
exit(1);
}
if(read(ucode_fd, ucode, ucheader.ucode_words << 2) == -1) {
perror("Read UCODE contents");
exit(1);
}
/* MMAP the registers. */
uregs = mmap(0, 0x2000,
PROT_READ | PROT_WRITE,
MAP_PRIVATE,
afb_fd,
0x04000000);
if (uregs == (void *)-1L) {
perror("mmap user regs");
exit(1);
}
kregs = mmap(0, 0x2000,
PROT_READ | PROT_WRITE,
MAP_PRIVATE,
afb_fd,
0x0bc04000);
if (kregs == (void *)-1L) {
perror("mmap kernel regs");
exit(1);
}
/* Say what UCODE version we are loading. */
ucode_version = *(ucode + (0x404 / sizeof(unsigned int)));
printf("Revision-%d.%d.%d ",
(ucode_version >> 16) & 0xff,
(ucode_version >> 8) & 0xff,
(ucode_version >> 0) & 0xff);
afb_ucode_upload((char *)ucode, ucheader.ucode_words / 16, uregs, kregs);
munmap(kregs, 0x2000);
munmap(uregs, 0x2000);
close(ucode_fd);
close(afb_fd);
exit(0);
}
|