1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
|
library IEEE;
use IEEE.std_logic_1164.all;
entity sqrt8 is
port ( P : in std_logic_vector(7 downto 0);
U : out std_logic_vector(3 downto 0));
end sqrt8;
architecture circuits of sqrt8 is
component Sm -- subtractor multiplexor
port ( x : in std_logic;
y : in std_logic;
b : in std_logic;
u : in std_logic;
d : out std_logic;
bo : out std_logic);
end component;
signal zer : std_logic := '0';
signal one : std_logic := '1';
signal x00, XX01, x02, x03, x04, x05, u_0 : std_logic;
signal b00, b01, b02, b03, b04, b05 : std_logic;
signal x12, x13, x14, x15, x16, u_1 : std_logic;
signal b12, b13, b14, b15, b16 : std_logic;
signal x24, x25, x26, x27, u_2 : std_logic;
signal b24, b25, b26, b27 : std_logic;
signal x36, x37, u_3 : std_logic;
signal b36, b37 : std_logic;
begin -- circuits of sqrt8
-- x y b u d bo
s36: Sm port map(P(6), one, zer, u_3, x36, b36);
s37: Sm port map(P(7), zer, b36, u_3, x37, b37);
s24: Sm port map(P(4), one, zer, u_2, x24, b24);
s25: Sm port map(P(5), zer, b24, u_2, x25, b25);
s26: Sm port map(x36 , u_3, b25, u_2, x26, b26);
s27: Sm port map(x37 , zer, b26, zer, x27, b27);
s12: Sm port map(P(2), one, zer, u_1, x12, b12);
s13: Sm port map(P(3), zer, b12, u_1, x13, b13);
s14: Sm port map(x24 , u_2, b13, u_1, x14, b14);
s15: Sm port map(x25 , u_3, b14, u_1, x15, b15);
s16: Sm port map(x26 , zer, b15, zer, x16, b16);
s00: Sm port map(P(0), one, zer, zer, x00, b00);
s01: Sm port map(P(1), zer, b00, zer, XX01, b01);
s02: Sm port map(x12 , u_1, b01, zer, x02, b02);
s03: Sm port map(x13 , u_2, b02, zer, x03, b03);
s04: Sm port map(x14 , u_3, b03, zer, x04, b04);
s05: Sm port map(x15 , zer, b04, zer, x05, b05);
u_0 <= not b05;
u_1 <= not b16;
u_2 <= not b27;
u_3 <= not b37;
U(0) <= u_0;
U(1) <= u_1;
U(2) <= u_2;
U(3) <= u_3;
end circuits; -- of sqrt8
|
