1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
|
//
// Copyright © 2022-2023 Arm Ltd and Contributors. All rights reserved.
// SPDX-License-Identifier: MIT
//
#include "GatherNdTestHelper.hpp"
#include <armnn_delegate.hpp>
#include <flatbuffers/flatbuffers.h>
#include <schema_generated.h>
#include <doctest/doctest.h>
namespace armnnDelegate
{
// GATHER_ND Operator
void GatherNdUint8Test(std::vector<armnn::BackendId>& backends)
{
std::vector<int32_t> paramsShape{ 5, 2 };
std::vector<int32_t> indicesShape{ 3, 1 };
std::vector<int32_t> expectedOutputShape{ 3, 2 };
std::vector<uint8_t> paramsValues{ 1, 2, 3, 4, 5, 6, 7, 8, 9, 10 };
std::vector<int32_t> indicesValues{ 1, 0, 4 };
std::vector<uint8_t> expectedOutputValues{ 3, 4, 1, 2, 9, 10 };
GatherNdTest<uint8_t>(::tflite::TensorType_UINT8,
backends,
paramsShape,
indicesShape,
expectedOutputShape,
paramsValues,
indicesValues,
expectedOutputValues);
}
void GatherNdFp32Test(std::vector<armnn::BackendId>& backends)
{
std::vector<int32_t> paramsShape{ 5, 2 };
std::vector<int32_t> indicesShape{ 3, 1 };
std::vector<int32_t> expectedOutputShape{ 3, 2 };
std::vector<float> paramsValues{ 1.1f, 2.2f, 3.3f, 4.4f, 5.5f, 6.6f, 7.7f, 8.8f, 9.9f, 10.10f };
std::vector<int32_t> indicesValues{ 1, 0, 4 };
std::vector<float> expectedOutputValues{ 3.3f, 4.4f, 1.1f, 2.2f, 9.9f, 10.10f };
GatherNdTest<float>(::tflite::TensorType_FLOAT32,
backends,
paramsShape,
indicesShape,
expectedOutputShape,
paramsValues,
indicesValues,
expectedOutputValues);
}
// GATHER_ND Test Suite
TEST_SUITE("GATHER_ND_CpuRefTests")
{
TEST_CASE ("GATHER_ND_Uint8_CpuRef_Test")
{
std::vector<armnn::BackendId> backends = {armnn::Compute::CpuRef};
GatherNdUint8Test(backends);
}
TEST_CASE ("GATHER_ND_Fp32_CpuRef_Test")
{
std::vector<armnn::BackendId> backends = {armnn::Compute::CpuRef};
GatherNdFp32Test(backends);
}
}
TEST_SUITE("GATHER_ND_CpuAccTests")
{
TEST_CASE ("GATHER_ND_Uint8_CpuAcc_Test")
{
std::vector<armnn::BackendId> backends = {armnn::Compute::CpuAcc};
GatherNdUint8Test(backends);
}
TEST_CASE ("GATHER_ND_Fp32_CpuAcc_Test")
{
std::vector<armnn::BackendId> backends = {armnn::Compute::CpuAcc};
GatherNdFp32Test(backends);
}
}
TEST_SUITE("GATHER_ND_GpuAccTests")
{
TEST_CASE ("GATHER_ND_Uint8_GpuAcc_Test")
{
std::vector<armnn::BackendId> backends = {armnn::Compute::GpuAcc};
GatherNdUint8Test(backends);
}
TEST_CASE ("GATHER_ND_Fp32_GpuAcc_Test")
{
std::vector<armnn::BackendId> backends = {armnn::Compute::GpuAcc};
GatherNdFp32Test(backends);
}
}
// End of GATHER_ND Test Suite
} // namespace armnnDelegate
|
