File: x86-64-avx512bw_vl.s

package info (click to toggle)
binutils-avr 2.26.20160125%2BAtmel3.6.2-2
  • links: PTS, VCS
  • area: main
  • in suites: bullseye
  • size: 365,552 kB
  • sloc: ansic: 2,480,046; asm: 892,807; exp: 188,218; cpp: 133,829; makefile: 63,886; sh: 32,212; yacc: 26,783; lisp: 16,709; xml: 7,490; perl: 6,449; python: 4,555; ada: 4,318; pascal: 3,174; lex: 2,250; cs: 879; sed: 334; f90: 298; awk: 168; objc: 134; java: 73; fortran: 43
file content (3051 lines) | stat: -rw-r--r-- 173,072 bytes parent folder | download | duplicates (24)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816
2817
2818
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2829
2830
2831
2832
2833
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2939
2940
2941
2942
2943
2944
2945
2946
2947
2948
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968
2969
2970
2971
2972
2973
2974
2975
2976
2977
2978
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998
2999
3000
3001
3002
3003
3004
3005
3006
3007
3008
3009
3010
3011
3012
3013
3014
3015
3016
3017
3018
3019
3020
3021
3022
3023
3024
3025
3026
3027
3028
3029
3030
3031
3032
3033
3034
3035
3036
3037
3038
3039
3040
3041
3042
3043
3044
3045
3046
3047
3048
3049
3050
3051
# Check 64bit AVX512{BW,VL} instructions

	.allow_index_reg
	.text
_start:
	vpabsb	%xmm29, %xmm30	 # AVX512{BW,VL}
	vpabsb	%xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpabsb	%xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpabsb	(%rcx), %xmm30	 # AVX512{BW,VL}
	vpabsb	0x123(%rax,%r14,8), %xmm30	 # AVX512{BW,VL}
	vpabsb	2032(%rdx), %xmm30	 # AVX512{BW,VL} Disp8
	vpabsb	2048(%rdx), %xmm30	 # AVX512{BW,VL}
	vpabsb	-2048(%rdx), %xmm30	 # AVX512{BW,VL} Disp8
	vpabsb	-2064(%rdx), %xmm30	 # AVX512{BW,VL}
	vpabsb	%ymm29, %ymm30	 # AVX512{BW,VL}
	vpabsb	%ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpabsb	%ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpabsb	(%rcx), %ymm30	 # AVX512{BW,VL}
	vpabsb	0x123(%rax,%r14,8), %ymm30	 # AVX512{BW,VL}
	vpabsb	4064(%rdx), %ymm30	 # AVX512{BW,VL} Disp8
	vpabsb	4096(%rdx), %ymm30	 # AVX512{BW,VL}
	vpabsb	-4096(%rdx), %ymm30	 # AVX512{BW,VL} Disp8
	vpabsb	-4128(%rdx), %ymm30	 # AVX512{BW,VL}
	vpabsw	%xmm29, %xmm30	 # AVX512{BW,VL}
	vpabsw	%xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpabsw	%xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpabsw	(%rcx), %xmm30	 # AVX512{BW,VL}
	vpabsw	0x123(%rax,%r14,8), %xmm30	 # AVX512{BW,VL}
	vpabsw	2032(%rdx), %xmm30	 # AVX512{BW,VL} Disp8
	vpabsw	2048(%rdx), %xmm30	 # AVX512{BW,VL}
	vpabsw	-2048(%rdx), %xmm30	 # AVX512{BW,VL} Disp8
	vpabsw	-2064(%rdx), %xmm30	 # AVX512{BW,VL}
	vpabsw	%ymm29, %ymm30	 # AVX512{BW,VL}
	vpabsw	%ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpabsw	%ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpabsw	(%rcx), %ymm30	 # AVX512{BW,VL}
	vpabsw	0x123(%rax,%r14,8), %ymm30	 # AVX512{BW,VL}
	vpabsw	4064(%rdx), %ymm30	 # AVX512{BW,VL} Disp8
	vpabsw	4096(%rdx), %ymm30	 # AVX512{BW,VL}
	vpabsw	-4096(%rdx), %ymm30	 # AVX512{BW,VL} Disp8
	vpabsw	-4128(%rdx), %ymm30	 # AVX512{BW,VL}
	vpackssdw	%xmm28, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpackssdw	%xmm28, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpackssdw	%xmm28, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpackssdw	(%rcx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpackssdw	0x123(%rax,%r14,8), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpackssdw	(%rcx){1to4}, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpackssdw	2032(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpackssdw	2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpackssdw	-2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpackssdw	-2064(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpackssdw	508(%rdx){1to4}, %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpackssdw	512(%rdx){1to4}, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpackssdw	-512(%rdx){1to4}, %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpackssdw	-516(%rdx){1to4}, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpackssdw	%ymm28, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpackssdw	%ymm28, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpackssdw	%ymm28, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpackssdw	(%rcx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpackssdw	0x123(%rax,%r14,8), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpackssdw	(%rcx){1to8}, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpackssdw	4064(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpackssdw	4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpackssdw	-4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpackssdw	-4128(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpackssdw	508(%rdx){1to8}, %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpackssdw	512(%rdx){1to8}, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpackssdw	-512(%rdx){1to8}, %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpackssdw	-516(%rdx){1to8}, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpacksswb	%xmm28, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpacksswb	%xmm28, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpacksswb	%xmm28, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpacksswb	(%rcx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpacksswb	0x123(%rax,%r14,8), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpacksswb	2032(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpacksswb	2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpacksswb	-2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpacksswb	-2064(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpacksswb	%ymm28, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpacksswb	%ymm28, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpacksswb	%ymm28, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpacksswb	(%rcx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpacksswb	0x123(%rax,%r14,8), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpacksswb	4064(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpacksswb	4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpacksswb	-4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpacksswb	-4128(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpackusdw	%xmm28, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpackusdw	%xmm28, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpackusdw	%xmm28, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpackusdw	(%rcx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpackusdw	0x123(%rax,%r14,8), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpackusdw	(%rcx){1to4}, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpackusdw	2032(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpackusdw	2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpackusdw	-2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpackusdw	-2064(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpackusdw	508(%rdx){1to4}, %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpackusdw	512(%rdx){1to4}, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpackusdw	-512(%rdx){1to4}, %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpackusdw	-516(%rdx){1to4}, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpackusdw	%ymm28, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpackusdw	%ymm28, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpackusdw	%ymm28, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpackusdw	(%rcx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpackusdw	0x123(%rax,%r14,8), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpackusdw	(%rcx){1to8}, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpackusdw	4064(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpackusdw	4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpackusdw	-4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpackusdw	-4128(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpackusdw	508(%rdx){1to8}, %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpackusdw	512(%rdx){1to8}, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpackusdw	-512(%rdx){1to8}, %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpackusdw	-516(%rdx){1to8}, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpackuswb	%xmm28, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpackuswb	%xmm28, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpackuswb	%xmm28, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpackuswb	(%rcx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpackuswb	0x123(%rax,%r14,8), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpackuswb	2032(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpackuswb	2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpackuswb	-2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpackuswb	-2064(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpackuswb	%ymm28, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpackuswb	%ymm28, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpackuswb	%ymm28, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpackuswb	(%rcx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpackuswb	0x123(%rax,%r14,8), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpackuswb	4064(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpackuswb	4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpackuswb	-4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpackuswb	-4128(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpaddb	%xmm28, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpaddb	%xmm28, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpaddb	%xmm28, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpaddb	(%rcx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpaddb	0x123(%rax,%r14,8), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpaddb	2032(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpaddb	2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpaddb	-2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpaddb	-2064(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpaddb	%ymm28, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpaddb	%ymm28, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpaddb	%ymm28, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpaddb	(%rcx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpaddb	0x123(%rax,%r14,8), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpaddb	4064(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpaddb	4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpaddb	-4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpaddb	-4128(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpaddsb	%xmm28, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpaddsb	%xmm28, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpaddsb	%xmm28, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpaddsb	(%rcx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpaddsb	0x123(%rax,%r14,8), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpaddsb	2032(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpaddsb	2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpaddsb	-2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpaddsb	-2064(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpaddsb	%ymm28, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpaddsb	%ymm28, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpaddsb	%ymm28, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpaddsb	(%rcx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpaddsb	0x123(%rax,%r14,8), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpaddsb	4064(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpaddsb	4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpaddsb	-4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpaddsb	-4128(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpaddsw	%xmm28, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpaddsw	%xmm28, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpaddsw	%xmm28, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpaddsw	(%rcx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpaddsw	0x123(%rax,%r14,8), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpaddsw	2032(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpaddsw	2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpaddsw	-2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpaddsw	-2064(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpaddsw	%ymm28, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpaddsw	%ymm28, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpaddsw	%ymm28, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpaddsw	(%rcx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpaddsw	0x123(%rax,%r14,8), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpaddsw	4064(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpaddsw	4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpaddsw	-4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpaddsw	-4128(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpaddusb	%xmm28, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpaddusb	%xmm28, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpaddusb	%xmm28, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpaddusb	(%rcx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpaddusb	0x123(%rax,%r14,8), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpaddusb	2032(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpaddusb	2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpaddusb	-2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpaddusb	-2064(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpaddusb	%ymm28, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpaddusb	%ymm28, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpaddusb	%ymm28, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpaddusb	(%rcx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpaddusb	0x123(%rax,%r14,8), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpaddusb	4064(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpaddusb	4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpaddusb	-4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpaddusb	-4128(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpaddusw	%xmm28, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpaddusw	%xmm28, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpaddusw	%xmm28, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpaddusw	(%rcx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpaddusw	0x123(%rax,%r14,8), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpaddusw	2032(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpaddusw	2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpaddusw	-2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpaddusw	-2064(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpaddusw	%ymm28, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpaddusw	%ymm28, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpaddusw	%ymm28, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpaddusw	(%rcx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpaddusw	0x123(%rax,%r14,8), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpaddusw	4064(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpaddusw	4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpaddusw	-4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpaddusw	-4128(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpaddw	%xmm28, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpaddw	%xmm28, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpaddw	%xmm28, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpaddw	(%rcx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpaddw	0x123(%rax,%r14,8), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpaddw	2032(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpaddw	2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpaddw	-2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpaddw	-2064(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpaddw	%ymm28, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpaddw	%ymm28, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpaddw	%ymm28, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpaddw	(%rcx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpaddw	0x123(%rax,%r14,8), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpaddw	4064(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpaddw	4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpaddw	-4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpaddw	-4128(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpalignr	$0xab, %xmm28, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpalignr	$0xab, %xmm28, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpalignr	$0xab, %xmm28, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpalignr	$123, %xmm28, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpalignr	$123, (%rcx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpalignr	$123, 0x123(%rax,%r14,8), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpalignr	$123, 2032(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpalignr	$123, 2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpalignr	$123, -2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpalignr	$123, -2064(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpalignr	$0xab, %ymm28, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpalignr	$0xab, %ymm28, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpalignr	$0xab, %ymm28, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpalignr	$123, %ymm28, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpalignr	$123, (%rcx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpalignr	$123, 0x123(%rax,%r14,8), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpalignr	$123, 4064(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpalignr	$123, 4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpalignr	$123, -4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpalignr	$123, -4128(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpavgb	%xmm28, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpavgb	%xmm28, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpavgb	%xmm28, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpavgb	(%rcx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpavgb	0x123(%rax,%r14,8), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpavgb	2032(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpavgb	2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpavgb	-2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpavgb	-2064(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpavgb	%ymm28, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpavgb	%ymm28, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpavgb	%ymm28, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpavgb	(%rcx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpavgb	0x123(%rax,%r14,8), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpavgb	4064(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpavgb	4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpavgb	-4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpavgb	-4128(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpavgw	%xmm28, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpavgw	%xmm28, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpavgw	%xmm28, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpavgw	(%rcx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpavgw	0x123(%rax,%r14,8), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpavgw	2032(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpavgw	2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpavgw	-2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpavgw	-2064(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpavgw	%ymm28, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpavgw	%ymm28, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpavgw	%ymm28, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpavgw	(%rcx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpavgw	0x123(%rax,%r14,8), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpavgw	4064(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpavgw	4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpavgw	-4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpavgw	-4128(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpblendmb	%xmm28, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpblendmb	%xmm28, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpblendmb	%xmm28, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpblendmb	(%rcx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpblendmb	0x123(%rax,%r14,8), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpblendmb	2032(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpblendmb	2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpblendmb	-2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpblendmb	-2064(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpblendmb	%ymm28, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpblendmb	%ymm28, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpblendmb	%ymm28, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpblendmb	(%rcx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpblendmb	0x123(%rax,%r14,8), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpblendmb	4064(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpblendmb	4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpblendmb	-4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpblendmb	-4128(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpbroadcastb	%xmm29, %xmm30	 # AVX512{BW,VL}
	vpbroadcastb	%xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpbroadcastb	%xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpbroadcastb	(%rcx), %xmm30	 # AVX512{BW,VL}
	vpbroadcastb	0x123(%rax,%r14,8), %xmm30	 # AVX512{BW,VL}
	vpbroadcastb	127(%rdx), %xmm30	 # AVX512{BW,VL} Disp8
	vpbroadcastb	128(%rdx), %xmm30	 # AVX512{BW,VL}
	vpbroadcastb	-128(%rdx), %xmm30	 # AVX512{BW,VL} Disp8
	vpbroadcastb	-129(%rdx), %xmm30	 # AVX512{BW,VL}
	vpbroadcastb	%xmm29, %ymm30	 # AVX512{BW,VL}
	vpbroadcastb	%xmm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpbroadcastb	%xmm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpbroadcastb	(%rcx), %ymm30	 # AVX512{BW,VL}
	vpbroadcastb	0x123(%rax,%r14,8), %ymm30	 # AVX512{BW,VL}
	vpbroadcastb	127(%rdx), %ymm30	 # AVX512{BW,VL} Disp8
	vpbroadcastb	128(%rdx), %ymm30	 # AVX512{BW,VL}
	vpbroadcastb	-128(%rdx), %ymm30	 # AVX512{BW,VL} Disp8
	vpbroadcastb	-129(%rdx), %ymm30	 # AVX512{BW,VL}
	vpbroadcastb	%eax, %xmm30	 # AVX512{BW,VL}
	vpbroadcastb	%eax, %xmm30{%k7}	 # AVX512{BW,VL}
	vpbroadcastb	%eax, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpbroadcastb	%eax, %ymm30	 # AVX512{BW,VL}
	vpbroadcastb	%eax, %ymm30{%k7}	 # AVX512{BW,VL}
	vpbroadcastb	%eax, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpbroadcastw	%xmm29, %xmm30	 # AVX512{BW,VL}
	vpbroadcastw	%xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpbroadcastw	%xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpbroadcastw	(%rcx), %xmm30	 # AVX512{BW,VL}
	vpbroadcastw	0x123(%rax,%r14,8), %xmm30	 # AVX512{BW,VL}
	vpbroadcastw	254(%rdx), %xmm30	 # AVX512{BW,VL} Disp8
	vpbroadcastw	256(%rdx), %xmm30	 # AVX512{BW,VL}
	vpbroadcastw	-256(%rdx), %xmm30	 # AVX512{BW,VL} Disp8
	vpbroadcastw	-258(%rdx), %xmm30	 # AVX512{BW,VL}
	vpbroadcastw	%xmm29, %ymm30	 # AVX512{BW,VL}
	vpbroadcastw	%xmm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpbroadcastw	%xmm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpbroadcastw	(%rcx), %ymm30	 # AVX512{BW,VL}
	vpbroadcastw	0x123(%rax,%r14,8), %ymm30	 # AVX512{BW,VL}
	vpbroadcastw	254(%rdx), %ymm30	 # AVX512{BW,VL} Disp8
	vpbroadcastw	256(%rdx), %ymm30	 # AVX512{BW,VL}
	vpbroadcastw	-256(%rdx), %ymm30	 # AVX512{BW,VL} Disp8
	vpbroadcastw	-258(%rdx), %ymm30	 # AVX512{BW,VL}
	vpbroadcastw	%eax, %xmm30	 # AVX512{BW,VL}
	vpbroadcastw	%eax, %xmm30{%k7}	 # AVX512{BW,VL}
	vpbroadcastw	%eax, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpbroadcastw	%eax, %ymm30	 # AVX512{BW,VL}
	vpbroadcastw	%eax, %ymm30{%k7}	 # AVX512{BW,VL}
	vpbroadcastw	%eax, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpcmpeqb	%xmm29, %xmm30, %k5	 # AVX512{BW,VL}
	vpcmpeqb	%xmm29, %xmm30, %k5{%k7}	 # AVX512{BW,VL}
	vpcmpeqb	(%rcx), %xmm30, %k5	 # AVX512{BW,VL}
	vpcmpeqb	0x123(%rax,%r14,8), %xmm30, %k5	 # AVX512{BW,VL}
	vpcmpeqb	2032(%rdx), %xmm30, %k5	 # AVX512{BW,VL} Disp8
	vpcmpeqb	2048(%rdx), %xmm30, %k5	 # AVX512{BW,VL}
	vpcmpeqb	-2048(%rdx), %xmm30, %k5	 # AVX512{BW,VL} Disp8
	vpcmpeqb	-2064(%rdx), %xmm30, %k5	 # AVX512{BW,VL}
	vpcmpeqb	%ymm29, %ymm30, %k5	 # AVX512{BW,VL}
	vpcmpeqb	%ymm29, %ymm30, %k5{%k7}	 # AVX512{BW,VL}
	vpcmpeqb	(%rcx), %ymm30, %k5	 # AVX512{BW,VL}
	vpcmpeqb	0x123(%rax,%r14,8), %ymm30, %k5	 # AVX512{BW,VL}
	vpcmpeqb	4064(%rdx), %ymm30, %k5	 # AVX512{BW,VL} Disp8
	vpcmpeqb	4096(%rdx), %ymm30, %k5	 # AVX512{BW,VL}
	vpcmpeqb	-4096(%rdx), %ymm30, %k5	 # AVX512{BW,VL} Disp8
	vpcmpeqb	-4128(%rdx), %ymm30, %k5	 # AVX512{BW,VL}
	vpcmpeqw	%xmm29, %xmm30, %k5	 # AVX512{BW,VL}
	vpcmpeqw	%xmm29, %xmm30, %k5{%k7}	 # AVX512{BW,VL}
	vpcmpeqw	(%rcx), %xmm30, %k5	 # AVX512{BW,VL}
	vpcmpeqw	0x123(%rax,%r14,8), %xmm30, %k5	 # AVX512{BW,VL}
	vpcmpeqw	2032(%rdx), %xmm30, %k5	 # AVX512{BW,VL} Disp8
	vpcmpeqw	2048(%rdx), %xmm30, %k5	 # AVX512{BW,VL}
	vpcmpeqw	-2048(%rdx), %xmm30, %k5	 # AVX512{BW,VL} Disp8
	vpcmpeqw	-2064(%rdx), %xmm30, %k5	 # AVX512{BW,VL}
	vpcmpeqw	%ymm29, %ymm30, %k5	 # AVX512{BW,VL}
	vpcmpeqw	%ymm29, %ymm30, %k5{%k7}	 # AVX512{BW,VL}
	vpcmpeqw	(%rcx), %ymm30, %k5	 # AVX512{BW,VL}
	vpcmpeqw	0x123(%rax,%r14,8), %ymm30, %k5	 # AVX512{BW,VL}
	vpcmpeqw	4064(%rdx), %ymm30, %k5	 # AVX512{BW,VL} Disp8
	vpcmpeqw	4096(%rdx), %ymm30, %k5	 # AVX512{BW,VL}
	vpcmpeqw	-4096(%rdx), %ymm30, %k5	 # AVX512{BW,VL} Disp8
	vpcmpeqw	-4128(%rdx), %ymm30, %k5	 # AVX512{BW,VL}
	vpcmpgtb	%xmm29, %xmm30, %k5	 # AVX512{BW,VL}
	vpcmpgtb	%xmm29, %xmm30, %k5{%k7}	 # AVX512{BW,VL}
	vpcmpgtb	(%rcx), %xmm30, %k5	 # AVX512{BW,VL}
	vpcmpgtb	0x123(%rax,%r14,8), %xmm30, %k5	 # AVX512{BW,VL}
	vpcmpgtb	2032(%rdx), %xmm30, %k5	 # AVX512{BW,VL} Disp8
	vpcmpgtb	2048(%rdx), %xmm30, %k5	 # AVX512{BW,VL}
	vpcmpgtb	-2048(%rdx), %xmm30, %k5	 # AVX512{BW,VL} Disp8
	vpcmpgtb	-2064(%rdx), %xmm30, %k5	 # AVX512{BW,VL}
	vpcmpgtb	%ymm29, %ymm30, %k5	 # AVX512{BW,VL}
	vpcmpgtb	%ymm29, %ymm30, %k5{%k7}	 # AVX512{BW,VL}
	vpcmpgtb	(%rcx), %ymm30, %k5	 # AVX512{BW,VL}
	vpcmpgtb	0x123(%rax,%r14,8), %ymm30, %k5	 # AVX512{BW,VL}
	vpcmpgtb	4064(%rdx), %ymm30, %k5	 # AVX512{BW,VL} Disp8
	vpcmpgtb	4096(%rdx), %ymm30, %k5	 # AVX512{BW,VL}
	vpcmpgtb	-4096(%rdx), %ymm30, %k5	 # AVX512{BW,VL} Disp8
	vpcmpgtb	-4128(%rdx), %ymm30, %k5	 # AVX512{BW,VL}
	vpcmpgtw	%xmm29, %xmm30, %k5	 # AVX512{BW,VL}
	vpcmpgtw	%xmm29, %xmm30, %k5{%k7}	 # AVX512{BW,VL}
	vpcmpgtw	(%rcx), %xmm30, %k5	 # AVX512{BW,VL}
	vpcmpgtw	0x123(%rax,%r14,8), %xmm30, %k5	 # AVX512{BW,VL}
	vpcmpgtw	2032(%rdx), %xmm30, %k5	 # AVX512{BW,VL} Disp8
	vpcmpgtw	2048(%rdx), %xmm30, %k5	 # AVX512{BW,VL}
	vpcmpgtw	-2048(%rdx), %xmm30, %k5	 # AVX512{BW,VL} Disp8
	vpcmpgtw	-2064(%rdx), %xmm30, %k5	 # AVX512{BW,VL}
	vpcmpgtw	%ymm29, %ymm30, %k5	 # AVX512{BW,VL}
	vpcmpgtw	%ymm29, %ymm30, %k5{%k7}	 # AVX512{BW,VL}
	vpcmpgtw	(%rcx), %ymm30, %k5	 # AVX512{BW,VL}
	vpcmpgtw	0x123(%rax,%r14,8), %ymm30, %k5	 # AVX512{BW,VL}
	vpcmpgtw	4064(%rdx), %ymm30, %k5	 # AVX512{BW,VL} Disp8
	vpcmpgtw	4096(%rdx), %ymm30, %k5	 # AVX512{BW,VL}
	vpcmpgtw	-4096(%rdx), %ymm30, %k5	 # AVX512{BW,VL} Disp8
	vpcmpgtw	-4128(%rdx), %ymm30, %k5	 # AVX512{BW,VL}
	vpblendmw	%xmm28, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpblendmw	%xmm28, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpblendmw	%xmm28, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpblendmw	(%rcx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpblendmw	0x123(%rax,%r14,8), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpblendmw	2032(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpblendmw	2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpblendmw	-2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpblendmw	-2064(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpblendmw	%ymm28, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpblendmw	%ymm28, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpblendmw	%ymm28, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpblendmw	(%rcx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpblendmw	0x123(%rax,%r14,8), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpblendmw	4064(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpblendmw	4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpblendmw	-4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpblendmw	-4128(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpmaddubsw	%xmm28, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpmaddubsw	%xmm28, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpmaddubsw	%xmm28, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpmaddubsw	(%rcx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpmaddubsw	0x123(%rax,%r14,8), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpmaddubsw	2032(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpmaddubsw	2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpmaddubsw	-2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpmaddubsw	-2064(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpmaddubsw	%ymm28, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpmaddubsw	%ymm28, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpmaddubsw	%ymm28, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpmaddubsw	(%rcx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpmaddubsw	0x123(%rax,%r14,8), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpmaddubsw	4064(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpmaddubsw	4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpmaddubsw	-4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpmaddubsw	-4128(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpmaddwd	%xmm28, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpmaddwd	%xmm28, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpmaddwd	%xmm28, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpmaddwd	(%rcx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpmaddwd	0x123(%rax,%r14,8), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpmaddwd	2032(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpmaddwd	2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpmaddwd	-2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpmaddwd	-2064(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpmaddwd	%ymm28, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpmaddwd	%ymm28, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpmaddwd	%ymm28, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpmaddwd	(%rcx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpmaddwd	0x123(%rax,%r14,8), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpmaddwd	4064(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpmaddwd	4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpmaddwd	-4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpmaddwd	-4128(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpmaxsb	%xmm28, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpmaxsb	%xmm28, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpmaxsb	%xmm28, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpmaxsb	(%rcx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpmaxsb	0x123(%rax,%r14,8), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpmaxsb	2032(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpmaxsb	2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpmaxsb	-2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpmaxsb	-2064(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpmaxsb	%ymm28, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpmaxsb	%ymm28, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpmaxsb	%ymm28, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpmaxsb	(%rcx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpmaxsb	0x123(%rax,%r14,8), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpmaxsb	4064(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpmaxsb	4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpmaxsb	-4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpmaxsb	-4128(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpmaxsw	%xmm28, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpmaxsw	%xmm28, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpmaxsw	%xmm28, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpmaxsw	(%rcx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpmaxsw	0x123(%rax,%r14,8), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpmaxsw	2032(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpmaxsw	2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpmaxsw	-2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpmaxsw	-2064(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpmaxsw	%ymm28, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpmaxsw	%ymm28, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpmaxsw	%ymm28, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpmaxsw	(%rcx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpmaxsw	0x123(%rax,%r14,8), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpmaxsw	4064(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpmaxsw	4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpmaxsw	-4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpmaxsw	-4128(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpmaxub	%xmm28, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpmaxub	%xmm28, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpmaxub	%xmm28, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpmaxub	(%rcx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpmaxub	0x123(%rax,%r14,8), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpmaxub	2032(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpmaxub	2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpmaxub	-2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpmaxub	-2064(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpmaxub	%ymm28, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpmaxub	%ymm28, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpmaxub	%ymm28, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpmaxub	(%rcx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpmaxub	0x123(%rax,%r14,8), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpmaxub	4064(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpmaxub	4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpmaxub	-4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpmaxub	-4128(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpmaxuw	%xmm28, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpmaxuw	%xmm28, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpmaxuw	%xmm28, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpmaxuw	(%rcx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpmaxuw	0x123(%rax,%r14,8), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpmaxuw	2032(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpmaxuw	2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpmaxuw	-2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpmaxuw	-2064(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpmaxuw	%ymm28, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpmaxuw	%ymm28, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpmaxuw	%ymm28, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpmaxuw	(%rcx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpmaxuw	0x123(%rax,%r14,8), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpmaxuw	4064(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpmaxuw	4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpmaxuw	-4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpmaxuw	-4128(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpminsb	%xmm28, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpminsb	%xmm28, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpminsb	%xmm28, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpminsb	(%rcx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpminsb	0x123(%rax,%r14,8), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpminsb	2032(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpminsb	2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpminsb	-2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpminsb	-2064(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpminsb	%ymm28, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpminsb	%ymm28, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpminsb	%ymm28, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpminsb	(%rcx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpminsb	0x123(%rax,%r14,8), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpminsb	4064(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpminsb	4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpminsb	-4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpminsb	-4128(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpminsw	%xmm28, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpminsw	%xmm28, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpminsw	%xmm28, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpminsw	(%rcx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpminsw	0x123(%rax,%r14,8), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpminsw	2032(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpminsw	2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpminsw	-2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpminsw	-2064(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpminsw	%ymm28, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpminsw	%ymm28, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpminsw	%ymm28, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpminsw	(%rcx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpminsw	0x123(%rax,%r14,8), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpminsw	4064(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpminsw	4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpminsw	-4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpminsw	-4128(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpminub	%xmm28, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpminub	%xmm28, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpminub	%xmm28, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpminub	(%rcx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpminub	0x123(%rax,%r14,8), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpminub	2032(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpminub	2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpminub	-2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpminub	-2064(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpminub	%ymm28, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpminub	%ymm28, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpminub	%ymm28, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpminub	(%rcx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpminub	0x123(%rax,%r14,8), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpminub	4064(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpminub	4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpminub	-4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpminub	-4128(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpminuw	%xmm28, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpminuw	%xmm28, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpminuw	%xmm28, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpminuw	(%rcx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpminuw	0x123(%rax,%r14,8), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpminuw	2032(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpminuw	2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpminuw	-2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpminuw	-2064(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpminuw	%ymm28, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpminuw	%ymm28, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpminuw	%ymm28, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpminuw	(%rcx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpminuw	0x123(%rax,%r14,8), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpminuw	4064(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpminuw	4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpminuw	-4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpminuw	-4128(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpmovsxbw	%xmm29, %xmm30	 # AVX512{BW,VL}
	vpmovsxbw	%xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpmovsxbw	%xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpmovsxbw	(%rcx), %xmm30	 # AVX512{BW,VL}
	vpmovsxbw	0x123(%rax,%r14,8), %xmm30	 # AVX512{BW,VL}
	vpmovsxbw	1016(%rdx), %xmm30	 # AVX512{BW,VL} Disp8
	vpmovsxbw	1024(%rdx), %xmm30	 # AVX512{BW,VL}
	vpmovsxbw	-1024(%rdx), %xmm30	 # AVX512{BW,VL} Disp8
	vpmovsxbw	-1032(%rdx), %xmm30	 # AVX512{BW,VL}
	vpmovsxbw	%xmm29, %ymm30	 # AVX512{BW,VL}
	vpmovsxbw	%xmm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpmovsxbw	%xmm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpmovsxbw	(%rcx), %ymm30	 # AVX512{BW,VL}
	vpmovsxbw	0x123(%rax,%r14,8), %ymm30	 # AVX512{BW,VL}
	vpmovsxbw	2032(%rdx), %ymm30	 # AVX512{BW,VL} Disp8
	vpmovsxbw	2048(%rdx), %ymm30	 # AVX512{BW,VL}
	vpmovsxbw	-2048(%rdx), %ymm30	 # AVX512{BW,VL} Disp8
	vpmovsxbw	-2064(%rdx), %ymm30	 # AVX512{BW,VL}
	vpmovzxbw	%xmm29, %xmm30	 # AVX512{BW,VL}
	vpmovzxbw	%xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpmovzxbw	%xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpmovzxbw	(%rcx), %xmm30	 # AVX512{BW,VL}
	vpmovzxbw	0x123(%rax,%r14,8), %xmm30	 # AVX512{BW,VL}
	vpmovzxbw	1016(%rdx), %xmm30	 # AVX512{BW,VL} Disp8
	vpmovzxbw	1024(%rdx), %xmm30	 # AVX512{BW,VL}
	vpmovzxbw	-1024(%rdx), %xmm30	 # AVX512{BW,VL} Disp8
	vpmovzxbw	-1032(%rdx), %xmm30	 # AVX512{BW,VL}
	vpmovzxbw	%xmm29, %ymm30	 # AVX512{BW,VL}
	vpmovzxbw	%xmm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpmovzxbw	%xmm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpmovzxbw	(%rcx), %ymm30	 # AVX512{BW,VL}
	vpmovzxbw	0x123(%rax,%r14,8), %ymm30	 # AVX512{BW,VL}
	vpmovzxbw	2032(%rdx), %ymm30	 # AVX512{BW,VL} Disp8
	vpmovzxbw	2048(%rdx), %ymm30	 # AVX512{BW,VL}
	vpmovzxbw	-2048(%rdx), %ymm30	 # AVX512{BW,VL} Disp8
	vpmovzxbw	-2064(%rdx), %ymm30	 # AVX512{BW,VL}
	vpmulhrsw	%xmm28, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpmulhrsw	%xmm28, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpmulhrsw	%xmm28, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpmulhrsw	(%rcx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpmulhrsw	0x123(%rax,%r14,8), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpmulhrsw	2032(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpmulhrsw	2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpmulhrsw	-2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpmulhrsw	-2064(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpmulhrsw	%ymm28, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpmulhrsw	%ymm28, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpmulhrsw	%ymm28, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpmulhrsw	(%rcx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpmulhrsw	0x123(%rax,%r14,8), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpmulhrsw	4064(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpmulhrsw	4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpmulhrsw	-4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpmulhrsw	-4128(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpmulhuw	%xmm28, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpmulhuw	%xmm28, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpmulhuw	%xmm28, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpmulhuw	(%rcx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpmulhuw	0x123(%rax,%r14,8), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpmulhuw	2032(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpmulhuw	2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpmulhuw	-2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpmulhuw	-2064(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpmulhuw	%ymm28, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpmulhuw	%ymm28, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpmulhuw	%ymm28, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpmulhuw	(%rcx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpmulhuw	0x123(%rax,%r14,8), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpmulhuw	4064(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpmulhuw	4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpmulhuw	-4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpmulhuw	-4128(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpmulhw	%xmm28, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpmulhw	%xmm28, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpmulhw	%xmm28, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpmulhw	(%rcx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpmulhw	0x123(%rax,%r14,8), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpmulhw	2032(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpmulhw	2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpmulhw	-2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpmulhw	-2064(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpmulhw	%ymm28, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpmulhw	%ymm28, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpmulhw	%ymm28, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpmulhw	(%rcx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpmulhw	0x123(%rax,%r14,8), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpmulhw	4064(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpmulhw	4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpmulhw	-4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpmulhw	-4128(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpmullw	%xmm28, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpmullw	%xmm28, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpmullw	%xmm28, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpmullw	(%rcx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpmullw	0x123(%rax,%r14,8), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpmullw	2032(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpmullw	2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpmullw	-2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpmullw	-2064(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpmullw	%ymm28, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpmullw	%ymm28, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpmullw	%ymm28, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpmullw	(%rcx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpmullw	0x123(%rax,%r14,8), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpmullw	4064(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpmullw	4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpmullw	-4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpmullw	-4128(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsadbw	%xmm28, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsadbw	(%rcx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsadbw	0x123(%rax,%r14,8), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsadbw	2032(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpsadbw	2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsadbw	-2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpsadbw	-2064(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsadbw	%ymm28, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsadbw	(%rcx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsadbw	0x123(%rax,%r14,8), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsadbw	4064(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpsadbw	4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsadbw	-4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpsadbw	-4128(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpshufb	%xmm28, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpshufb	%xmm28, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpshufb	%xmm28, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpshufb	(%rcx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpshufb	0x123(%rax,%r14,8), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpshufb	2032(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpshufb	2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpshufb	-2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpshufb	-2064(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpshufb	%ymm28, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpshufb	%ymm28, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpshufb	%ymm28, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpshufb	(%rcx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpshufb	0x123(%rax,%r14,8), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpshufb	4064(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpshufb	4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpshufb	-4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpshufb	-4128(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpshufhw	$0xab, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpshufhw	$0xab, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpshufhw	$0xab, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpshufhw	$123, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpshufhw	$123, (%rcx), %xmm30	 # AVX512{BW,VL}
	vpshufhw	$123, 0x123(%rax,%r14,8), %xmm30	 # AVX512{BW,VL}
	vpshufhw	$123, 2032(%rdx), %xmm30	 # AVX512{BW,VL} Disp8
	vpshufhw	$123, 2048(%rdx), %xmm30	 # AVX512{BW,VL}
	vpshufhw	$123, -2048(%rdx), %xmm30	 # AVX512{BW,VL} Disp8
	vpshufhw	$123, -2064(%rdx), %xmm30	 # AVX512{BW,VL}
	vpshufhw	$0xab, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpshufhw	$0xab, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpshufhw	$0xab, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpshufhw	$123, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpshufhw	$123, (%rcx), %ymm30	 # AVX512{BW,VL}
	vpshufhw	$123, 0x123(%rax,%r14,8), %ymm30	 # AVX512{BW,VL}
	vpshufhw	$123, 4064(%rdx), %ymm30	 # AVX512{BW,VL} Disp8
	vpshufhw	$123, 4096(%rdx), %ymm30	 # AVX512{BW,VL}
	vpshufhw	$123, -4096(%rdx), %ymm30	 # AVX512{BW,VL} Disp8
	vpshufhw	$123, -4128(%rdx), %ymm30	 # AVX512{BW,VL}
	vpshuflw	$0xab, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpshuflw	$0xab, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpshuflw	$0xab, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpshuflw	$123, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpshuflw	$123, (%rcx), %xmm30	 # AVX512{BW,VL}
	vpshuflw	$123, 0x123(%rax,%r14,8), %xmm30	 # AVX512{BW,VL}
	vpshuflw	$123, 2032(%rdx), %xmm30	 # AVX512{BW,VL} Disp8
	vpshuflw	$123, 2048(%rdx), %xmm30	 # AVX512{BW,VL}
	vpshuflw	$123, -2048(%rdx), %xmm30	 # AVX512{BW,VL} Disp8
	vpshuflw	$123, -2064(%rdx), %xmm30	 # AVX512{BW,VL}
	vpshuflw	$0xab, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpshuflw	$0xab, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpshuflw	$0xab, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpshuflw	$123, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpshuflw	$123, (%rcx), %ymm30	 # AVX512{BW,VL}
	vpshuflw	$123, 0x123(%rax,%r14,8), %ymm30	 # AVX512{BW,VL}
	vpshuflw	$123, 4064(%rdx), %ymm30	 # AVX512{BW,VL} Disp8
	vpshuflw	$123, 4096(%rdx), %ymm30	 # AVX512{BW,VL}
	vpshuflw	$123, -4096(%rdx), %ymm30	 # AVX512{BW,VL} Disp8
	vpshuflw	$123, -4128(%rdx), %ymm30	 # AVX512{BW,VL}
	vpsllw	%xmm28, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsllw	%xmm28, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpsllw	%xmm28, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpsllw	(%rcx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsllw	0x123(%rax,%r14,8), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsllw	2032(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpsllw	2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsllw	-2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpsllw	-2064(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsllw	%xmm28, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsllw	%xmm28, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpsllw	%xmm28, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpsllw	(%rcx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsllw	0x123(%rax,%r14,8), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsllw	2032(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpsllw	2048(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsllw	-2048(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpsllw	-2064(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsraw	%xmm28, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsraw	%xmm28, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpsraw	%xmm28, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpsraw	(%rcx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsraw	0x123(%rax,%r14,8), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsraw	2032(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpsraw	2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsraw	-2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpsraw	-2064(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsraw	%xmm28, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsraw	%xmm28, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpsraw	%xmm28, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpsraw	(%rcx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsraw	0x123(%rax,%r14,8), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsraw	2032(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpsraw	2048(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsraw	-2048(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpsraw	-2064(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsrlw	%xmm28, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsrlw	%xmm28, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpsrlw	%xmm28, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpsrlw	(%rcx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsrlw	0x123(%rax,%r14,8), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsrlw	2032(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpsrlw	2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsrlw	-2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpsrlw	-2064(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsrlw	%xmm28, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsrlw	%xmm28, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpsrlw	%xmm28, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpsrlw	(%rcx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsrlw	0x123(%rax,%r14,8), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsrlw	2032(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpsrlw	2048(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsrlw	-2048(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpsrlw	-2064(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsrldq	$0xab, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsrldq	$123, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsrldq	$123, (%rcx), %xmm30	 # AVX512{BW,VL}
	vpsrldq	$123, 0x123(%rax,%r14,8), %xmm30	 # AVX512{BW,VL}
	vpsrldq	$123, 2032(%rdx), %xmm30	 # AVX512{BW,VL} Disp8
	vpsrldq	$123, 2048(%rdx), %xmm30	 # AVX512{BW,VL}
	vpsrldq	$123, -2048(%rdx), %xmm30	 # AVX512{BW,VL} Disp8
	vpsrldq	$123, -2064(%rdx), %xmm30	 # AVX512{BW,VL}
	vpsrldq	$0xab, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsrldq	$123, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsrldq	$123, (%rcx), %ymm30	 # AVX512{BW,VL}
	vpsrldq	$123, 0x123(%rax,%r14,8), %ymm30	 # AVX512{BW,VL}
	vpsrldq	$123, 4064(%rdx), %ymm30	 # AVX512{BW,VL} Disp8
	vpsrldq	$123, 4096(%rdx), %ymm30	 # AVX512{BW,VL}
	vpsrldq	$123, -4096(%rdx), %ymm30	 # AVX512{BW,VL} Disp8
	vpsrldq	$123, -4128(%rdx), %ymm30	 # AVX512{BW,VL}
	vpsrlw	$0xab, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsrlw	$0xab, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpsrlw	$0xab, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpsrlw	$123, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsrlw	$123, (%rcx), %xmm30	 # AVX512{BW,VL}
	vpsrlw	$123, 0x123(%rax,%r14,8), %xmm30	 # AVX512{BW,VL}
	vpsrlw	$123, 2032(%rdx), %xmm30	 # AVX512{BW,VL} Disp8
	vpsrlw	$123, 2048(%rdx), %xmm30	 # AVX512{BW,VL}
	vpsrlw	$123, -2048(%rdx), %xmm30	 # AVX512{BW,VL} Disp8
	vpsrlw	$123, -2064(%rdx), %xmm30	 # AVX512{BW,VL}
	vpsrlw	$0xab, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsrlw	$0xab, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpsrlw	$0xab, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpsrlw	$123, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsrlw	$123, (%rcx), %ymm30	 # AVX512{BW,VL}
	vpsrlw	$123, 0x123(%rax,%r14,8), %ymm30	 # AVX512{BW,VL}
	vpsrlw	$123, 4064(%rdx), %ymm30	 # AVX512{BW,VL} Disp8
	vpsrlw	$123, 4096(%rdx), %ymm30	 # AVX512{BW,VL}
	vpsrlw	$123, -4096(%rdx), %ymm30	 # AVX512{BW,VL} Disp8
	vpsrlw	$123, -4128(%rdx), %ymm30	 # AVX512{BW,VL}
	vpsraw	$0xab, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsraw	$0xab, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpsraw	$0xab, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpsraw	$123, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsraw	$123, (%rcx), %xmm30	 # AVX512{BW,VL}
	vpsraw	$123, 0x123(%rax,%r14,8), %xmm30	 # AVX512{BW,VL}
	vpsraw	$123, 2032(%rdx), %xmm30	 # AVX512{BW,VL} Disp8
	vpsraw	$123, 2048(%rdx), %xmm30	 # AVX512{BW,VL}
	vpsraw	$123, -2048(%rdx), %xmm30	 # AVX512{BW,VL} Disp8
	vpsraw	$123, -2064(%rdx), %xmm30	 # AVX512{BW,VL}
	vpsraw	$0xab, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsraw	$0xab, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpsraw	$0xab, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpsraw	$123, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsraw	$123, (%rcx), %ymm30	 # AVX512{BW,VL}
	vpsraw	$123, 0x123(%rax,%r14,8), %ymm30	 # AVX512{BW,VL}
	vpsraw	$123, 4064(%rdx), %ymm30	 # AVX512{BW,VL} Disp8
	vpsraw	$123, 4096(%rdx), %ymm30	 # AVX512{BW,VL}
	vpsraw	$123, -4096(%rdx), %ymm30	 # AVX512{BW,VL} Disp8
	vpsraw	$123, -4128(%rdx), %ymm30	 # AVX512{BW,VL}
	vpsrlvw	%xmm28, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsrlvw	%xmm28, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpsrlvw	%xmm28, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpsrlvw	(%rcx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsrlvw	0x123(%rax,%r14,8), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsrlvw	2032(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpsrlvw	2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsrlvw	-2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpsrlvw	-2064(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsrlvw	%ymm28, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsrlvw	%ymm28, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpsrlvw	%ymm28, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpsrlvw	(%rcx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsrlvw	0x123(%rax,%r14,8), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsrlvw	4064(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpsrlvw	4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsrlvw	-4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpsrlvw	-4128(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsravw	%xmm28, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsravw	%xmm28, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpsravw	%xmm28, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpsravw	(%rcx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsravw	0x123(%rax,%r14,8), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsravw	2032(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpsravw	2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsravw	-2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpsravw	-2064(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsravw	%ymm28, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsravw	%ymm28, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpsravw	%ymm28, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpsravw	(%rcx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsravw	0x123(%rax,%r14,8), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsravw	4064(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpsravw	4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsravw	-4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpsravw	-4128(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsubb	%xmm28, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsubb	%xmm28, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpsubb	%xmm28, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpsubb	(%rcx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsubb	0x123(%rax,%r14,8), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsubb	2032(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpsubb	2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsubb	-2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpsubb	-2064(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsubb	%ymm28, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsubb	%ymm28, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpsubb	%ymm28, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpsubb	(%rcx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsubb	0x123(%rax,%r14,8), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsubb	4064(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpsubb	4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsubb	-4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpsubb	-4128(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsubsb	%xmm28, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsubsb	%xmm28, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpsubsb	%xmm28, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpsubsb	(%rcx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsubsb	0x123(%rax,%r14,8), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsubsb	2032(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpsubsb	2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsubsb	-2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpsubsb	-2064(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsubsb	%ymm28, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsubsb	%ymm28, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpsubsb	%ymm28, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpsubsb	(%rcx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsubsb	0x123(%rax,%r14,8), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsubsb	4064(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpsubsb	4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsubsb	-4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpsubsb	-4128(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsubsw	%xmm28, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsubsw	%xmm28, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpsubsw	%xmm28, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpsubsw	(%rcx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsubsw	0x123(%rax,%r14,8), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsubsw	2032(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpsubsw	2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsubsw	-2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpsubsw	-2064(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsubsw	%ymm28, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsubsw	%ymm28, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpsubsw	%ymm28, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpsubsw	(%rcx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsubsw	0x123(%rax,%r14,8), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsubsw	4064(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpsubsw	4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsubsw	-4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpsubsw	-4128(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsubusb	%xmm28, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsubusb	%xmm28, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpsubusb	%xmm28, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpsubusb	(%rcx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsubusb	0x123(%rax,%r14,8), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsubusb	2032(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpsubusb	2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsubusb	-2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpsubusb	-2064(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsubusb	%ymm28, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsubusb	%ymm28, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpsubusb	%ymm28, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpsubusb	(%rcx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsubusb	0x123(%rax,%r14,8), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsubusb	4064(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpsubusb	4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsubusb	-4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpsubusb	-4128(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsubusw	%xmm28, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsubusw	%xmm28, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpsubusw	%xmm28, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpsubusw	(%rcx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsubusw	0x123(%rax,%r14,8), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsubusw	2032(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpsubusw	2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsubusw	-2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpsubusw	-2064(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsubusw	%ymm28, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsubusw	%ymm28, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpsubusw	%ymm28, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpsubusw	(%rcx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsubusw	0x123(%rax,%r14,8), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsubusw	4064(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpsubusw	4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsubusw	-4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpsubusw	-4128(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsubw	%xmm28, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsubw	%xmm28, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpsubw	%xmm28, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpsubw	(%rcx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsubw	0x123(%rax,%r14,8), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsubw	2032(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpsubw	2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsubw	-2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpsubw	-2064(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsubw	%ymm28, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsubw	%ymm28, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpsubw	%ymm28, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpsubw	(%rcx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsubw	0x123(%rax,%r14,8), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsubw	4064(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpsubw	4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsubw	-4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpsubw	-4128(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpunpckhbw	%xmm28, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpunpckhbw	%xmm28, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpunpckhbw	%xmm28, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpunpckhbw	(%rcx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpunpckhbw	0x123(%rax,%r14,8), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpunpckhbw	2032(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpunpckhbw	2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpunpckhbw	-2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpunpckhbw	-2064(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpunpckhbw	%ymm28, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpunpckhbw	%ymm28, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpunpckhbw	%ymm28, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpunpckhbw	(%rcx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpunpckhbw	0x123(%rax,%r14,8), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpunpckhbw	4064(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpunpckhbw	4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpunpckhbw	-4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpunpckhbw	-4128(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpunpckhwd	%xmm28, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpunpckhwd	%xmm28, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpunpckhwd	%xmm28, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpunpckhwd	(%rcx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpunpckhwd	0x123(%rax,%r14,8), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpunpckhwd	2032(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpunpckhwd	2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpunpckhwd	-2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpunpckhwd	-2064(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpunpckhwd	%ymm28, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpunpckhwd	%ymm28, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpunpckhwd	%ymm28, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpunpckhwd	(%rcx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpunpckhwd	0x123(%rax,%r14,8), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpunpckhwd	4064(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpunpckhwd	4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpunpckhwd	-4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpunpckhwd	-4128(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpunpcklbw	%xmm28, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpunpcklbw	%xmm28, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpunpcklbw	%xmm28, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpunpcklbw	(%rcx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpunpcklbw	0x123(%rax,%r14,8), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpunpcklbw	2032(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpunpcklbw	2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpunpcklbw	-2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpunpcklbw	-2064(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpunpcklbw	%ymm28, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpunpcklbw	%ymm28, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpunpcklbw	%ymm28, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpunpcklbw	(%rcx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpunpcklbw	0x123(%rax,%r14,8), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpunpcklbw	4064(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpunpcklbw	4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpunpcklbw	-4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpunpcklbw	-4128(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpunpcklwd	%xmm28, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpunpcklwd	%xmm28, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpunpcklwd	%xmm28, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpunpcklwd	(%rcx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpunpcklwd	0x123(%rax,%r14,8), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpunpcklwd	2032(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpunpcklwd	2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpunpcklwd	-2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpunpcklwd	-2064(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpunpcklwd	%ymm28, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpunpcklwd	%ymm28, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpunpcklwd	%ymm28, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpunpcklwd	(%rcx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpunpcklwd	0x123(%rax,%r14,8), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpunpcklwd	4064(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpunpcklwd	4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpunpcklwd	-4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpunpcklwd	-4128(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpmovwb	%xmm29, %xmm30	 # AVX512{BW,VL}
	vpmovwb	%xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpmovwb	%xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpmovwb	%ymm29, %xmm30	 # AVX512{BW,VL}
	vpmovwb	%ymm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpmovwb	%ymm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpmovswb	%xmm29, %xmm30	 # AVX512{BW,VL}
	vpmovswb	%xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpmovswb	%xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpmovswb	%ymm29, %xmm30	 # AVX512{BW,VL}
	vpmovswb	%ymm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpmovswb	%ymm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpmovuswb	%xmm29, %xmm30	 # AVX512{BW,VL}
	vpmovuswb	%xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpmovuswb	%xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpmovuswb	%ymm29, %xmm30	 # AVX512{BW,VL}
	vpmovuswb	%ymm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpmovuswb	%ymm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vdbpsadbw	$0xab, %xmm28, %xmm29, %xmm30	 # AVX512{BW,VL}
	vdbpsadbw	$0xab, %xmm28, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vdbpsadbw	$0xab, %xmm28, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vdbpsadbw	$123, %xmm28, %xmm29, %xmm30	 # AVX512{BW,VL}
	vdbpsadbw	$123, (%rcx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vdbpsadbw	$123, 0x123(%rax,%r14,8), %xmm29, %xmm30	 # AVX512{BW,VL}
	vdbpsadbw	$123, 2032(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vdbpsadbw	$123, 2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vdbpsadbw	$123, -2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vdbpsadbw	$123, -2064(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vdbpsadbw	$0xab, %ymm28, %ymm29, %ymm30	 # AVX512{BW,VL}
	vdbpsadbw	$0xab, %ymm28, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vdbpsadbw	$0xab, %ymm28, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vdbpsadbw	$123, %ymm28, %ymm29, %ymm30	 # AVX512{BW,VL}
	vdbpsadbw	$123, (%rcx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vdbpsadbw	$123, 0x123(%rax,%r14,8), %ymm29, %ymm30	 # AVX512{BW,VL}
	vdbpsadbw	$123, 4064(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vdbpsadbw	$123, 4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vdbpsadbw	$123, -4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vdbpsadbw	$123, -4128(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpermw	%xmm28, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpermw	%xmm28, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpermw	%xmm28, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpermw	(%rcx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpermw	0x123(%rax,%r14,8), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpermw	2032(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpermw	2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpermw	-2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpermw	-2064(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpermw	%ymm28, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpermw	%ymm28, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpermw	%ymm28, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpermw	(%rcx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpermw	0x123(%rax,%r14,8), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpermw	4064(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpermw	4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpermw	-4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpermw	-4128(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpermt2w	%xmm28, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpermt2w	%xmm28, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpermt2w	%xmm28, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpermt2w	(%rcx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpermt2w	0x123(%rax,%r14,8), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpermt2w	2032(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpermt2w	2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpermt2w	-2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpermt2w	-2064(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpermt2w	%ymm28, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpermt2w	%ymm28, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpermt2w	%ymm28, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpermt2w	(%rcx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpermt2w	0x123(%rax,%r14,8), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpermt2w	4064(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpermt2w	4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpermt2w	-4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpermt2w	-4128(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpslldq	$0xab, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpslldq	$123, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpslldq	$123, (%rcx), %xmm30	 # AVX512{BW,VL}
	vpslldq	$123, 0x123(%rax,%r14,8), %xmm30	 # AVX512{BW,VL}
	vpslldq	$123, 2032(%rdx), %xmm30	 # AVX512{BW,VL} Disp8
	vpslldq	$123, 2048(%rdx), %xmm30	 # AVX512{BW,VL}
	vpslldq	$123, -2048(%rdx), %xmm30	 # AVX512{BW,VL} Disp8
	vpslldq	$123, -2064(%rdx), %xmm30	 # AVX512{BW,VL}
	vpslldq	$0xab, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpslldq	$123, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpslldq	$123, (%rcx), %ymm30	 # AVX512{BW,VL}
	vpslldq	$123, 0x123(%rax,%r14,8), %ymm30	 # AVX512{BW,VL}
	vpslldq	$123, 4064(%rdx), %ymm30	 # AVX512{BW,VL} Disp8
	vpslldq	$123, 4096(%rdx), %ymm30	 # AVX512{BW,VL}
	vpslldq	$123, -4096(%rdx), %ymm30	 # AVX512{BW,VL} Disp8
	vpslldq	$123, -4128(%rdx), %ymm30	 # AVX512{BW,VL}
	vpsllw	$0xab, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsllw	$0xab, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpsllw	$0xab, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpsllw	$123, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsllw	$123, (%rcx), %xmm30	 # AVX512{BW,VL}
	vpsllw	$123, 0x123(%rax,%r14,8), %xmm30	 # AVX512{BW,VL}
	vpsllw	$123, 2032(%rdx), %xmm30	 # AVX512{BW,VL} Disp8
	vpsllw	$123, 2048(%rdx), %xmm30	 # AVX512{BW,VL}
	vpsllw	$123, -2048(%rdx), %xmm30	 # AVX512{BW,VL} Disp8
	vpsllw	$123, -2064(%rdx), %xmm30	 # AVX512{BW,VL}
	vpsllw	$0xab, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsllw	$0xab, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpsllw	$0xab, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpsllw	$123, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsllw	$123, (%rcx), %ymm30	 # AVX512{BW,VL}
	vpsllw	$123, 0x123(%rax,%r14,8), %ymm30	 # AVX512{BW,VL}
	vpsllw	$123, 4064(%rdx), %ymm30	 # AVX512{BW,VL} Disp8
	vpsllw	$123, 4096(%rdx), %ymm30	 # AVX512{BW,VL}
	vpsllw	$123, -4096(%rdx), %ymm30	 # AVX512{BW,VL} Disp8
	vpsllw	$123, -4128(%rdx), %ymm30	 # AVX512{BW,VL}
	vpsllvw	%xmm28, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsllvw	%xmm28, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpsllvw	%xmm28, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpsllvw	(%rcx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsllvw	0x123(%rax,%r14,8), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsllvw	2032(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpsllvw	2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsllvw	-2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpsllvw	-2064(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpsllvw	%ymm28, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsllvw	%ymm28, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpsllvw	%ymm28, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpsllvw	(%rcx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsllvw	0x123(%rax,%r14,8), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsllvw	4064(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpsllvw	4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpsllvw	-4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpsllvw	-4128(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vmovdqu8	%xmm29, %xmm30	 # AVX512{BW,VL}
	vmovdqu8	%xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vmovdqu8	%xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vmovdqu8	(%rcx), %xmm30	 # AVX512{BW,VL}
	vmovdqu8	0x123(%rax,%r14,8), %xmm30	 # AVX512{BW,VL}
	vmovdqu8	2032(%rdx), %xmm30	 # AVX512{BW,VL} Disp8
	vmovdqu8	2048(%rdx), %xmm30	 # AVX512{BW,VL}
	vmovdqu8	-2048(%rdx), %xmm30	 # AVX512{BW,VL} Disp8
	vmovdqu8	-2064(%rdx), %xmm30	 # AVX512{BW,VL}
	vmovdqu8	%ymm29, %ymm30	 # AVX512{BW,VL}
	vmovdqu8	%ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vmovdqu8	%ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vmovdqu8	(%rcx), %ymm30	 # AVX512{BW,VL}
	vmovdqu8	0x123(%rax,%r14,8), %ymm30	 # AVX512{BW,VL}
	vmovdqu8	4064(%rdx), %ymm30	 # AVX512{BW,VL} Disp8
	vmovdqu8	4096(%rdx), %ymm30	 # AVX512{BW,VL}
	vmovdqu8	-4096(%rdx), %ymm30	 # AVX512{BW,VL} Disp8
	vmovdqu8	-4128(%rdx), %ymm30	 # AVX512{BW,VL}
	vmovdqu16	%xmm29, %xmm30	 # AVX512{BW,VL}
	vmovdqu16	%xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vmovdqu16	%xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vmovdqu16	(%rcx), %xmm30	 # AVX512{BW,VL}
	vmovdqu16	0x123(%rax,%r14,8), %xmm30	 # AVX512{BW,VL}
	vmovdqu16	2032(%rdx), %xmm30	 # AVX512{BW,VL} Disp8
	vmovdqu16	2048(%rdx), %xmm30	 # AVX512{BW,VL}
	vmovdqu16	-2048(%rdx), %xmm30	 # AVX512{BW,VL} Disp8
	vmovdqu16	-2064(%rdx), %xmm30	 # AVX512{BW,VL}
	vmovdqu16	%ymm29, %ymm30	 # AVX512{BW,VL}
	vmovdqu16	%ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vmovdqu16	%ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vmovdqu16	(%rcx), %ymm30	 # AVX512{BW,VL}
	vmovdqu16	0x123(%rax,%r14,8), %ymm30	 # AVX512{BW,VL}
	vmovdqu16	4064(%rdx), %ymm30	 # AVX512{BW,VL} Disp8
	vmovdqu16	4096(%rdx), %ymm30	 # AVX512{BW,VL}
	vmovdqu16	-4096(%rdx), %ymm30	 # AVX512{BW,VL} Disp8
	vmovdqu16	-4128(%rdx), %ymm30	 # AVX512{BW,VL}
	vpmovwb	%xmm30, (%rcx)	 # AVX512{BW,VL}
	vpmovwb	%xmm30, (%rcx){%k7}	 # AVX512{BW,VL}
	vpmovwb	%xmm30, 0x123(%rax,%r14,8)	 # AVX512{BW,VL}
	vpmovwb	%xmm30, 1016(%rdx)	 # AVX512{BW,VL} Disp8
	vpmovwb	%xmm30, 1024(%rdx)	 # AVX512{BW,VL}
	vpmovwb	%xmm30, -1024(%rdx)	 # AVX512{BW,VL} Disp8
	vpmovwb	%xmm30, -1032(%rdx)	 # AVX512{BW,VL}
	vpmovwb	%ymm30, (%rcx)	 # AVX512{BW,VL}
	vpmovwb	%ymm30, (%rcx){%k7}	 # AVX512{BW,VL}
	vpmovwb	%ymm30, 0x123(%rax,%r14,8)	 # AVX512{BW,VL}
	vpmovwb	%ymm30, 2032(%rdx)	 # AVX512{BW,VL} Disp8
	vpmovwb	%ymm30, 2048(%rdx)	 # AVX512{BW,VL}
	vpmovwb	%ymm30, -2048(%rdx)	 # AVX512{BW,VL} Disp8
	vpmovwb	%ymm30, -2064(%rdx)	 # AVX512{BW,VL}
	vpmovswb	%xmm30, (%rcx)	 # AVX512{BW,VL}
	vpmovswb	%xmm30, (%rcx){%k7}	 # AVX512{BW,VL}
	vpmovswb	%xmm30, 0x123(%rax,%r14,8)	 # AVX512{BW,VL}
	vpmovswb	%xmm30, 1016(%rdx)	 # AVX512{BW,VL} Disp8
	vpmovswb	%xmm30, 1024(%rdx)	 # AVX512{BW,VL}
	vpmovswb	%xmm30, -1024(%rdx)	 # AVX512{BW,VL} Disp8
	vpmovswb	%xmm30, -1032(%rdx)	 # AVX512{BW,VL}
	vpmovswb	%ymm30, (%rcx)	 # AVX512{BW,VL}
	vpmovswb	%ymm30, (%rcx){%k7}	 # AVX512{BW,VL}
	vpmovswb	%ymm30, 0x123(%rax,%r14,8)	 # AVX512{BW,VL}
	vpmovswb	%ymm30, 2032(%rdx)	 # AVX512{BW,VL} Disp8
	vpmovswb	%ymm30, 2048(%rdx)	 # AVX512{BW,VL}
	vpmovswb	%ymm30, -2048(%rdx)	 # AVX512{BW,VL} Disp8
	vpmovswb	%ymm30, -2064(%rdx)	 # AVX512{BW,VL}
	vpmovuswb	%xmm30, (%rcx)	 # AVX512{BW,VL}
	vpmovuswb	%xmm30, (%rcx){%k7}	 # AVX512{BW,VL}
	vpmovuswb	%xmm30, 0x123(%rax,%r14,8)	 # AVX512{BW,VL}
	vpmovuswb	%xmm30, 1016(%rdx)	 # AVX512{BW,VL} Disp8
	vpmovuswb	%xmm30, 1024(%rdx)	 # AVX512{BW,VL}
	vpmovuswb	%xmm30, -1024(%rdx)	 # AVX512{BW,VL} Disp8
	vpmovuswb	%xmm30, -1032(%rdx)	 # AVX512{BW,VL}
	vpmovuswb	%ymm30, (%rcx)	 # AVX512{BW,VL}
	vpmovuswb	%ymm30, (%rcx){%k7}	 # AVX512{BW,VL}
	vpmovuswb	%ymm30, 0x123(%rax,%r14,8)	 # AVX512{BW,VL}
	vpmovuswb	%ymm30, 2032(%rdx)	 # AVX512{BW,VL} Disp8
	vpmovuswb	%ymm30, 2048(%rdx)	 # AVX512{BW,VL}
	vpmovuswb	%ymm30, -2048(%rdx)	 # AVX512{BW,VL} Disp8
	vpmovuswb	%ymm30, -2064(%rdx)	 # AVX512{BW,VL}
	vmovdqu8	%xmm30, (%rcx)	 # AVX512{BW,VL}
	vmovdqu8	%xmm30, (%rcx){%k7}	 # AVX512{BW,VL}
	vmovdqu8	%xmm30, 0x123(%rax,%r14,8)	 # AVX512{BW,VL}
	vmovdqu8	%xmm30, 2032(%rdx)	 # AVX512{BW,VL} Disp8
	vmovdqu8	%xmm30, 2048(%rdx)	 # AVX512{BW,VL}
	vmovdqu8	%xmm30, -2048(%rdx)	 # AVX512{BW,VL} Disp8
	vmovdqu8	%xmm30, -2064(%rdx)	 # AVX512{BW,VL}
	vmovdqu8	%ymm30, (%rcx)	 # AVX512{BW,VL}
	vmovdqu8	%ymm30, (%rcx){%k7}	 # AVX512{BW,VL}
	vmovdqu8	%ymm30, 0x123(%rax,%r14,8)	 # AVX512{BW,VL}
	vmovdqu8	%ymm30, 4064(%rdx)	 # AVX512{BW,VL} Disp8
	vmovdqu8	%ymm30, 4096(%rdx)	 # AVX512{BW,VL}
	vmovdqu8	%ymm30, -4096(%rdx)	 # AVX512{BW,VL} Disp8
	vmovdqu8	%ymm30, -4128(%rdx)	 # AVX512{BW,VL}
	vmovdqu16	%xmm30, (%rcx)	 # AVX512{BW,VL}
	vmovdqu16	%xmm30, (%rcx){%k7}	 # AVX512{BW,VL}
	vmovdqu16	%xmm30, 0x123(%rax,%r14,8)	 # AVX512{BW,VL}
	vmovdqu16	%xmm30, 2032(%rdx)	 # AVX512{BW,VL} Disp8
	vmovdqu16	%xmm30, 2048(%rdx)	 # AVX512{BW,VL}
	vmovdqu16	%xmm30, -2048(%rdx)	 # AVX512{BW,VL} Disp8
	vmovdqu16	%xmm30, -2064(%rdx)	 # AVX512{BW,VL}
	vmovdqu16	%ymm30, (%rcx)	 # AVX512{BW,VL}
	vmovdqu16	%ymm30, (%rcx){%k7}	 # AVX512{BW,VL}
	vmovdqu16	%ymm30, 0x123(%rax,%r14,8)	 # AVX512{BW,VL}
	vmovdqu16	%ymm30, 4064(%rdx)	 # AVX512{BW,VL} Disp8
	vmovdqu16	%ymm30, 4096(%rdx)	 # AVX512{BW,VL}
	vmovdqu16	%ymm30, -4096(%rdx)	 # AVX512{BW,VL} Disp8
	vmovdqu16	%ymm30, -4128(%rdx)	 # AVX512{BW,VL}
	vpermi2w	%xmm28, %xmm29, %xmm30	 # AVX512{BW,VL}
	vpermi2w	%xmm28, %xmm29, %xmm30{%k7}	 # AVX512{BW,VL}
	vpermi2w	%xmm28, %xmm29, %xmm30{%k7}{z}	 # AVX512{BW,VL}
	vpermi2w	(%rcx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpermi2w	0x123(%rax,%r14,8), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpermi2w	2032(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpermi2w	2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpermi2w	-2048(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL} Disp8
	vpermi2w	-2064(%rdx), %xmm29, %xmm30	 # AVX512{BW,VL}
	vpermi2w	%ymm28, %ymm29, %ymm30	 # AVX512{BW,VL}
	vpermi2w	%ymm28, %ymm29, %ymm30{%k7}	 # AVX512{BW,VL}
	vpermi2w	%ymm28, %ymm29, %ymm30{%k7}{z}	 # AVX512{BW,VL}
	vpermi2w	(%rcx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpermi2w	0x123(%rax,%r14,8), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpermi2w	4064(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpermi2w	4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vpermi2w	-4096(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL} Disp8
	vpermi2w	-4128(%rdx), %ymm29, %ymm30	 # AVX512{BW,VL}
	vptestmb	%xmm29, %xmm30, %k5	 # AVX512{BW,VL}
	vptestmb	%xmm29, %xmm30, %k5{%k7}	 # AVX512{BW,VL}
	vptestmb	(%rcx), %xmm30, %k5	 # AVX512{BW,VL}
	vptestmb	0x123(%rax,%r14,8), %xmm30, %k5	 # AVX512{BW,VL}
	vptestmb	2032(%rdx), %xmm30, %k5	 # AVX512{BW,VL} Disp8
	vptestmb	2048(%rdx), %xmm30, %k5	 # AVX512{BW,VL}
	vptestmb	-2048(%rdx), %xmm30, %k5	 # AVX512{BW,VL} Disp8
	vptestmb	-2064(%rdx), %xmm30, %k5	 # AVX512{BW,VL}
	vptestmb	%ymm29, %ymm30, %k5	 # AVX512{BW,VL}
	vptestmb	%ymm29, %ymm30, %k5{%k7}	 # AVX512{BW,VL}
	vptestmb	(%rcx), %ymm30, %k5	 # AVX512{BW,VL}
	vptestmb	0x123(%rax,%r14,8), %ymm30, %k5	 # AVX512{BW,VL}
	vptestmb	4064(%rdx), %ymm30, %k5	 # AVX512{BW,VL} Disp8
	vptestmb	4096(%rdx), %ymm30, %k5	 # AVX512{BW,VL}
	vptestmb	-4096(%rdx), %ymm30, %k5	 # AVX512{BW,VL} Disp8
	vptestmb	-4128(%rdx), %ymm30, %k5	 # AVX512{BW,VL}
	vptestmw	%xmm29, %xmm30, %k5	 # AVX512{BW,VL}
	vptestmw	%xmm29, %xmm30, %k5{%k7}	 # AVX512{BW,VL}
	vptestmw	(%rcx), %xmm30, %k5	 # AVX512{BW,VL}
	vptestmw	0x123(%rax,%r14,8), %xmm30, %k5	 # AVX512{BW,VL}
	vptestmw	2032(%rdx), %xmm30, %k5	 # AVX512{BW,VL} Disp8
	vptestmw	2048(%rdx), %xmm30, %k5	 # AVX512{BW,VL}
	vptestmw	-2048(%rdx), %xmm30, %k5	 # AVX512{BW,VL} Disp8
	vptestmw	-2064(%rdx), %xmm30, %k5	 # AVX512{BW,VL}
	vptestmw	%ymm29, %ymm30, %k5	 # AVX512{BW,VL}
	vptestmw	%ymm29, %ymm30, %k5{%k7}	 # AVX512{BW,VL}
	vptestmw	(%rcx), %ymm30, %k5	 # AVX512{BW,VL}
	vptestmw	0x123(%rax,%r14,8), %ymm30, %k5	 # AVX512{BW,VL}
	vptestmw	4064(%rdx), %ymm30, %k5	 # AVX512{BW,VL} Disp8
	vptestmw	4096(%rdx), %ymm30, %k5	 # AVX512{BW,VL}
	vptestmw	-4096(%rdx), %ymm30, %k5	 # AVX512{BW,VL} Disp8
	vptestmw	-4128(%rdx), %ymm30, %k5	 # AVX512{BW,VL}
	vpmovb2m	%xmm30, %k5	 # AVX512{BW,VL}
	vpmovb2m	%ymm30, %k5	 # AVX512{BW,VL}
	vpmovw2m	%xmm30, %k5	 # AVX512{BW,VL}
	vpmovw2m	%ymm30, %k5	 # AVX512{BW,VL}
	vpmovm2b	%k5, %xmm30	 # AVX512{BW,VL}
	vpmovm2b	%k5, %ymm30	 # AVX512{BW,VL}
	vpmovm2w	%k5, %xmm30	 # AVX512{BW,VL}
	vpmovm2w	%k5, %ymm30	 # AVX512{BW,VL}
	vptestnmb	%xmm28, %xmm29, %k5	 # AVX512{BW,VL}
	vptestnmb	%xmm28, %xmm29, %k5{%k7}	 # AVX512{BW,VL}
	vptestnmb	(%rcx), %xmm29, %k5	 # AVX512{BW,VL}
	vptestnmb	0x123(%rax,%r14,8), %xmm29, %k5	 # AVX512{BW,VL}
	vptestnmb	2032(%rdx), %xmm29, %k5	 # AVX512{BW,VL} Disp8
	vptestnmb	2048(%rdx), %xmm29, %k5	 # AVX512{BW,VL}
	vptestnmb	-2048(%rdx), %xmm29, %k5	 # AVX512{BW,VL} Disp8
	vptestnmb	-2064(%rdx), %xmm29, %k5	 # AVX512{BW,VL}
	vptestnmb	%ymm28, %ymm29, %k5	 # AVX512{BW,VL}
	vptestnmb	%ymm28, %ymm29, %k5{%k7}	 # AVX512{BW,VL}
	vptestnmb	(%rcx), %ymm29, %k5	 # AVX512{BW,VL}
	vptestnmb	0x123(%rax,%r14,8), %ymm29, %k5	 # AVX512{BW,VL}
	vptestnmb	4064(%rdx), %ymm29, %k5	 # AVX512{BW,VL} Disp8
	vptestnmb	4096(%rdx), %ymm29, %k5	 # AVX512{BW,VL}
	vptestnmb	-4096(%rdx), %ymm29, %k5	 # AVX512{BW,VL} Disp8
	vptestnmb	-4128(%rdx), %ymm29, %k5	 # AVX512{BW,VL}
	vptestnmw	%xmm28, %xmm29, %k5	 # AVX512{BW,VL}
	vptestnmw	%xmm28, %xmm29, %k5{%k7}	 # AVX512{BW,VL}
	vptestnmw	(%rcx), %xmm29, %k5	 # AVX512{BW,VL}
	vptestnmw	0x123(%rax,%r14,8), %xmm29, %k5	 # AVX512{BW,VL}
	vptestnmw	2032(%rdx), %xmm29, %k5	 # AVX512{BW,VL} Disp8
	vptestnmw	2048(%rdx), %xmm29, %k5	 # AVX512{BW,VL}
	vptestnmw	-2048(%rdx), %xmm29, %k5	 # AVX512{BW,VL} Disp8
	vptestnmw	-2064(%rdx), %xmm29, %k5	 # AVX512{BW,VL}
	vptestnmw	%ymm28, %ymm29, %k5	 # AVX512{BW,VL}
	vptestnmw	%ymm28, %ymm29, %k5{%k7}	 # AVX512{BW,VL}
	vptestnmw	(%rcx), %ymm29, %k5	 # AVX512{BW,VL}
	vptestnmw	0x123(%rax,%r14,8), %ymm29, %k5	 # AVX512{BW,VL}
	vptestnmw	4064(%rdx), %ymm29, %k5	 # AVX512{BW,VL} Disp8
	vptestnmw	4096(%rdx), %ymm29, %k5	 # AVX512{BW,VL}
	vptestnmw	-4096(%rdx), %ymm29, %k5	 # AVX512{BW,VL} Disp8
	vptestnmw	-4128(%rdx), %ymm29, %k5	 # AVX512{BW,VL}
	vpcmpb	$0xab, %xmm29, %xmm30, %k5	 # AVX512{BW,VL}
	vpcmpb	$0xab, %xmm29, %xmm30, %k5{%k7}	 # AVX512{BW,VL}
	vpcmpb	$123, %xmm29, %xmm30, %k5	 # AVX512{BW,VL}
	vpcmpb	$123, (%rcx), %xmm30, %k5	 # AVX512{BW,VL}
	vpcmpb	$123, 0x123(%rax,%r14,8), %xmm30, %k5	 # AVX512{BW,VL}
	vpcmpb	$123, 2032(%rdx), %xmm30, %k5	 # AVX512{BW,VL} Disp8
	vpcmpb	$123, 2048(%rdx), %xmm30, %k5	 # AVX512{BW,VL}
	vpcmpb	$123, -2048(%rdx), %xmm30, %k5	 # AVX512{BW,VL} Disp8
	vpcmpb	$123, -2064(%rdx), %xmm30, %k5	 # AVX512{BW,VL}
	vpcmpb	$0xab, %ymm29, %ymm30, %k5	 # AVX512{BW,VL}
	vpcmpb	$0xab, %ymm29, %ymm30, %k5{%k7}	 # AVX512{BW,VL}
	vpcmpb	$123, %ymm29, %ymm30, %k5	 # AVX512{BW,VL}
	vpcmpb	$123, (%rcx), %ymm30, %k5	 # AVX512{BW,VL}
	vpcmpb	$123, 0x123(%rax,%r14,8), %ymm30, %k5	 # AVX512{BW,VL}
	vpcmpb	$123, 4064(%rdx), %ymm30, %k5	 # AVX512{BW,VL} Disp8
	vpcmpb	$123, 4096(%rdx), %ymm30, %k5	 # AVX512{BW,VL}
	vpcmpb	$123, -4096(%rdx), %ymm30, %k5	 # AVX512{BW,VL} Disp8
	vpcmpb	$123, -4128(%rdx), %ymm30, %k5	 # AVX512{BW,VL}
	vpcmpw	$0xab, %xmm29, %xmm30, %k5	 # AVX512{BW,VL}
	vpcmpw	$0xab, %xmm29, %xmm30, %k5{%k7}	 # AVX512{BW,VL}
	vpcmpw	$123, %xmm29, %xmm30, %k5	 # AVX512{BW,VL}
	vpcmpw	$123, (%rcx), %xmm30, %k5	 # AVX512{BW,VL}
	vpcmpw	$123, 0x123(%rax,%r14,8), %xmm30, %k5	 # AVX512{BW,VL}
	vpcmpw	$123, 2032(%rdx), %xmm30, %k5	 # AVX512{BW,VL} Disp8
	vpcmpw	$123, 2048(%rdx), %xmm30, %k5	 # AVX512{BW,VL}
	vpcmpw	$123, -2048(%rdx), %xmm30, %k5	 # AVX512{BW,VL} Disp8
	vpcmpw	$123, -2064(%rdx), %xmm30, %k5	 # AVX512{BW,VL}
	vpcmpw	$0xab, %ymm29, %ymm30, %k5	 # AVX512{BW,VL}
	vpcmpw	$0xab, %ymm29, %ymm30, %k5{%k7}	 # AVX512{BW,VL}
	vpcmpw	$123, %ymm29, %ymm30, %k5	 # AVX512{BW,VL}
	vpcmpw	$123, (%rcx), %ymm30, %k5	 # AVX512{BW,VL}
	vpcmpw	$123, 0x123(%rax,%r14,8), %ymm30, %k5	 # AVX512{BW,VL}
	vpcmpw	$123, 4064(%rdx), %ymm30, %k5	 # AVX512{BW,VL} Disp8
	vpcmpw	$123, 4096(%rdx), %ymm30, %k5	 # AVX512{BW,VL}
	vpcmpw	$123, -4096(%rdx), %ymm30, %k5	 # AVX512{BW,VL} Disp8
	vpcmpw	$123, -4128(%rdx), %ymm30, %k5	 # AVX512{BW,VL}
	vpcmpub	$0xab, %xmm29, %xmm30, %k5	 # AVX512{BW,VL}
	vpcmpub	$0xab, %xmm29, %xmm30, %k5{%k7}	 # AVX512{BW,VL}
	vpcmpub	$123, %xmm29, %xmm30, %k5	 # AVX512{BW,VL}
	vpcmpub	$123, (%rcx), %xmm30, %k5	 # AVX512{BW,VL}
	vpcmpub	$123, 0x123(%rax,%r14,8), %xmm30, %k5	 # AVX512{BW,VL}
	vpcmpub	$123, 2032(%rdx), %xmm30, %k5	 # AVX512{BW,VL} Disp8
	vpcmpub	$123, 2048(%rdx), %xmm30, %k5	 # AVX512{BW,VL}
	vpcmpub	$123, -2048(%rdx), %xmm30, %k5	 # AVX512{BW,VL} Disp8
	vpcmpub	$123, -2064(%rdx), %xmm30, %k5	 # AVX512{BW,VL}
	vpcmpub	$0xab, %ymm29, %ymm30, %k5	 # AVX512{BW,VL}
	vpcmpub	$0xab, %ymm29, %ymm30, %k5{%k7}	 # AVX512{BW,VL}
	vpcmpub	$123, %ymm29, %ymm30, %k5	 # AVX512{BW,VL}
	vpcmpub	$123, (%rcx), %ymm30, %k5	 # AVX512{BW,VL}
	vpcmpub	$123, 0x123(%rax,%r14,8), %ymm30, %k5	 # AVX512{BW,VL}
	vpcmpub	$123, 4064(%rdx), %ymm30, %k5	 # AVX512{BW,VL} Disp8
	vpcmpub	$123, 4096(%rdx), %ymm30, %k5	 # AVX512{BW,VL}
	vpcmpub	$123, -4096(%rdx), %ymm30, %k5	 # AVX512{BW,VL} Disp8
	vpcmpub	$123, -4128(%rdx), %ymm30, %k5	 # AVX512{BW,VL}
	vpcmpuw	$0xab, %xmm29, %xmm30, %k5	 # AVX512{BW,VL}
	vpcmpuw	$0xab, %xmm29, %xmm30, %k5{%k7}	 # AVX512{BW,VL}
	vpcmpuw	$123, %xmm29, %xmm30, %k5	 # AVX512{BW,VL}
	vpcmpuw	$123, (%rcx), %xmm30, %k5	 # AVX512{BW,VL}
	vpcmpuw	$123, 0x123(%rax,%r14,8), %xmm30, %k5	 # AVX512{BW,VL}
	vpcmpuw	$123, 2032(%rdx), %xmm30, %k5	 # AVX512{BW,VL} Disp8
	vpcmpuw	$123, 2048(%rdx), %xmm30, %k5	 # AVX512{BW,VL}
	vpcmpuw	$123, -2048(%rdx), %xmm30, %k5	 # AVX512{BW,VL} Disp8
	vpcmpuw	$123, -2064(%rdx), %xmm30, %k5	 # AVX512{BW,VL}
	vpcmpuw	$0xab, %ymm29, %ymm30, %k5	 # AVX512{BW,VL}
	vpcmpuw	$0xab, %ymm29, %ymm30, %k5{%k7}	 # AVX512{BW,VL}
	vpcmpuw	$123, %ymm29, %ymm30, %k5	 # AVX512{BW,VL}
	vpcmpuw	$123, (%rcx), %ymm30, %k5	 # AVX512{BW,VL}
	vpcmpuw	$123, 0x123(%rax,%r14,8), %ymm30, %k5	 # AVX512{BW,VL}
	vpcmpuw	$123, 4064(%rdx), %ymm30, %k5	 # AVX512{BW,VL} Disp8
	vpcmpuw	$123, 4096(%rdx), %ymm30, %k5	 # AVX512{BW,VL}
	vpcmpuw	$123, -4096(%rdx), %ymm30, %k5	 # AVX512{BW,VL} Disp8
	vpcmpuw	$123, -4128(%rdx), %ymm30, %k5	 # AVX512{BW,VL}

	.intel_syntax noprefix
	vpabsb	xmm30, xmm29	 # AVX512{BW,VL}
	vpabsb	xmm30{k7}, xmm29	 # AVX512{BW,VL}
	vpabsb	xmm30{k7}{z}, xmm29	 # AVX512{BW,VL}
	vpabsb	xmm30, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpabsb	xmm30, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpabsb	xmm30, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpabsb	xmm30, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpabsb	xmm30, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpabsb	xmm30, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpabsb	ymm30, ymm29	 # AVX512{BW,VL}
	vpabsb	ymm30{k7}, ymm29	 # AVX512{BW,VL}
	vpabsb	ymm30{k7}{z}, ymm29	 # AVX512{BW,VL}
	vpabsb	ymm30, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpabsb	ymm30, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpabsb	ymm30, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vpabsb	ymm30, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vpabsb	ymm30, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vpabsb	ymm30, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vpabsw	xmm30, xmm29	 # AVX512{BW,VL}
	vpabsw	xmm30{k7}, xmm29	 # AVX512{BW,VL}
	vpabsw	xmm30{k7}{z}, xmm29	 # AVX512{BW,VL}
	vpabsw	xmm30, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpabsw	xmm30, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpabsw	xmm30, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpabsw	xmm30, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpabsw	xmm30, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpabsw	xmm30, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpabsw	ymm30, ymm29	 # AVX512{BW,VL}
	vpabsw	ymm30{k7}, ymm29	 # AVX512{BW,VL}
	vpabsw	ymm30{k7}{z}, ymm29	 # AVX512{BW,VL}
	vpabsw	ymm30, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpabsw	ymm30, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpabsw	ymm30, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vpabsw	ymm30, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vpabsw	ymm30, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vpabsw	ymm30, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vpackssdw	xmm30, xmm29, xmm28	 # AVX512{BW,VL}
	vpackssdw	xmm30{k7}, xmm29, xmm28	 # AVX512{BW,VL}
	vpackssdw	xmm30{k7}{z}, xmm29, xmm28	 # AVX512{BW,VL}
	vpackssdw	xmm30, xmm29, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpackssdw	xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpackssdw	xmm30, xmm29, [rcx]{1to4}	 # AVX512{BW,VL}
	vpackssdw	xmm30, xmm29, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpackssdw	xmm30, xmm29, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpackssdw	xmm30, xmm29, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpackssdw	xmm30, xmm29, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpackssdw	xmm30, xmm29, [rdx+508]{1to4}	 # AVX512{BW,VL} Disp8
	vpackssdw	xmm30, xmm29, [rdx+512]{1to4}	 # AVX512{BW,VL}
	vpackssdw	xmm30, xmm29, [rdx-512]{1to4}	 # AVX512{BW,VL} Disp8
	vpackssdw	xmm30, xmm29, [rdx-516]{1to4}	 # AVX512{BW,VL}
	vpackssdw	ymm30, ymm29, ymm28	 # AVX512{BW,VL}
	vpackssdw	ymm30{k7}, ymm29, ymm28	 # AVX512{BW,VL}
	vpackssdw	ymm30{k7}{z}, ymm29, ymm28	 # AVX512{BW,VL}
	vpackssdw	ymm30, ymm29, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpackssdw	ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpackssdw	ymm30, ymm29, [rcx]{1to8}	 # AVX512{BW,VL}
	vpackssdw	ymm30, ymm29, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vpackssdw	ymm30, ymm29, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vpackssdw	ymm30, ymm29, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vpackssdw	ymm30, ymm29, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vpackssdw	ymm30, ymm29, [rdx+508]{1to8}	 # AVX512{BW,VL} Disp8
	vpackssdw	ymm30, ymm29, [rdx+512]{1to8}	 # AVX512{BW,VL}
	vpackssdw	ymm30, ymm29, [rdx-512]{1to8}	 # AVX512{BW,VL} Disp8
	vpackssdw	ymm30, ymm29, [rdx-516]{1to8}	 # AVX512{BW,VL}
	vpacksswb	xmm30, xmm29, xmm28	 # AVX512{BW,VL}
	vpacksswb	xmm30{k7}, xmm29, xmm28	 # AVX512{BW,VL}
	vpacksswb	xmm30{k7}{z}, xmm29, xmm28	 # AVX512{BW,VL}
	vpacksswb	xmm30, xmm29, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpacksswb	xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpacksswb	xmm30, xmm29, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpacksswb	xmm30, xmm29, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpacksswb	xmm30, xmm29, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpacksswb	xmm30, xmm29, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpacksswb	ymm30, ymm29, ymm28	 # AVX512{BW,VL}
	vpacksswb	ymm30{k7}, ymm29, ymm28	 # AVX512{BW,VL}
	vpacksswb	ymm30{k7}{z}, ymm29, ymm28	 # AVX512{BW,VL}
	vpacksswb	ymm30, ymm29, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpacksswb	ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpacksswb	ymm30, ymm29, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vpacksswb	ymm30, ymm29, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vpacksswb	ymm30, ymm29, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vpacksswb	ymm30, ymm29, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vpackusdw	xmm30, xmm29, xmm28	 # AVX512{BW,VL}
	vpackusdw	xmm30{k7}, xmm29, xmm28	 # AVX512{BW,VL}
	vpackusdw	xmm30{k7}{z}, xmm29, xmm28	 # AVX512{BW,VL}
	vpackusdw	xmm30, xmm29, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpackusdw	xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpackusdw	xmm30, xmm29, [rcx]{1to4}	 # AVX512{BW,VL}
	vpackusdw	xmm30, xmm29, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpackusdw	xmm30, xmm29, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpackusdw	xmm30, xmm29, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpackusdw	xmm30, xmm29, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpackusdw	xmm30, xmm29, [rdx+508]{1to4}	 # AVX512{BW,VL} Disp8
	vpackusdw	xmm30, xmm29, [rdx+512]{1to4}	 # AVX512{BW,VL}
	vpackusdw	xmm30, xmm29, [rdx-512]{1to4}	 # AVX512{BW,VL} Disp8
	vpackusdw	xmm30, xmm29, [rdx-516]{1to4}	 # AVX512{BW,VL}
	vpackusdw	ymm30, ymm29, ymm28	 # AVX512{BW,VL}
	vpackusdw	ymm30{k7}, ymm29, ymm28	 # AVX512{BW,VL}
	vpackusdw	ymm30{k7}{z}, ymm29, ymm28	 # AVX512{BW,VL}
	vpackusdw	ymm30, ymm29, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpackusdw	ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpackusdw	ymm30, ymm29, [rcx]{1to8}	 # AVX512{BW,VL}
	vpackusdw	ymm30, ymm29, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vpackusdw	ymm30, ymm29, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vpackusdw	ymm30, ymm29, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vpackusdw	ymm30, ymm29, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vpackusdw	ymm30, ymm29, [rdx+508]{1to8}	 # AVX512{BW,VL} Disp8
	vpackusdw	ymm30, ymm29, [rdx+512]{1to8}	 # AVX512{BW,VL}
	vpackusdw	ymm30, ymm29, [rdx-512]{1to8}	 # AVX512{BW,VL} Disp8
	vpackusdw	ymm30, ymm29, [rdx-516]{1to8}	 # AVX512{BW,VL}
	vpackuswb	xmm30, xmm29, xmm28	 # AVX512{BW,VL}
	vpackuswb	xmm30{k7}, xmm29, xmm28	 # AVX512{BW,VL}
	vpackuswb	xmm30{k7}{z}, xmm29, xmm28	 # AVX512{BW,VL}
	vpackuswb	xmm30, xmm29, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpackuswb	xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpackuswb	xmm30, xmm29, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpackuswb	xmm30, xmm29, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpackuswb	xmm30, xmm29, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpackuswb	xmm30, xmm29, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpackuswb	ymm30, ymm29, ymm28	 # AVX512{BW,VL}
	vpackuswb	ymm30{k7}, ymm29, ymm28	 # AVX512{BW,VL}
	vpackuswb	ymm30{k7}{z}, ymm29, ymm28	 # AVX512{BW,VL}
	vpackuswb	ymm30, ymm29, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpackuswb	ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpackuswb	ymm30, ymm29, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vpackuswb	ymm30, ymm29, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vpackuswb	ymm30, ymm29, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vpackuswb	ymm30, ymm29, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vpaddb	xmm30, xmm29, xmm28	 # AVX512{BW,VL}
	vpaddb	xmm30{k7}, xmm29, xmm28	 # AVX512{BW,VL}
	vpaddb	xmm30{k7}{z}, xmm29, xmm28	 # AVX512{BW,VL}
	vpaddb	xmm30, xmm29, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpaddb	xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpaddb	xmm30, xmm29, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpaddb	xmm30, xmm29, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpaddb	xmm30, xmm29, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpaddb	xmm30, xmm29, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpaddb	ymm30, ymm29, ymm28	 # AVX512{BW,VL}
	vpaddb	ymm30{k7}, ymm29, ymm28	 # AVX512{BW,VL}
	vpaddb	ymm30{k7}{z}, ymm29, ymm28	 # AVX512{BW,VL}
	vpaddb	ymm30, ymm29, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpaddb	ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpaddb	ymm30, ymm29, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vpaddb	ymm30, ymm29, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vpaddb	ymm30, ymm29, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vpaddb	ymm30, ymm29, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vpaddsb	xmm30, xmm29, xmm28	 # AVX512{BW,VL}
	vpaddsb	xmm30{k7}, xmm29, xmm28	 # AVX512{BW,VL}
	vpaddsb	xmm30{k7}{z}, xmm29, xmm28	 # AVX512{BW,VL}
	vpaddsb	xmm30, xmm29, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpaddsb	xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpaddsb	xmm30, xmm29, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpaddsb	xmm30, xmm29, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpaddsb	xmm30, xmm29, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpaddsb	xmm30, xmm29, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpaddsb	ymm30, ymm29, ymm28	 # AVX512{BW,VL}
	vpaddsb	ymm30{k7}, ymm29, ymm28	 # AVX512{BW,VL}
	vpaddsb	ymm30{k7}{z}, ymm29, ymm28	 # AVX512{BW,VL}
	vpaddsb	ymm30, ymm29, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpaddsb	ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpaddsb	ymm30, ymm29, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vpaddsb	ymm30, ymm29, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vpaddsb	ymm30, ymm29, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vpaddsb	ymm30, ymm29, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vpaddsw	xmm30, xmm29, xmm28	 # AVX512{BW,VL}
	vpaddsw	xmm30{k7}, xmm29, xmm28	 # AVX512{BW,VL}
	vpaddsw	xmm30{k7}{z}, xmm29, xmm28	 # AVX512{BW,VL}
	vpaddsw	xmm30, xmm29, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpaddsw	xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpaddsw	xmm30, xmm29, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpaddsw	xmm30, xmm29, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpaddsw	xmm30, xmm29, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpaddsw	xmm30, xmm29, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpaddsw	ymm30, ymm29, ymm28	 # AVX512{BW,VL}
	vpaddsw	ymm30{k7}, ymm29, ymm28	 # AVX512{BW,VL}
	vpaddsw	ymm30{k7}{z}, ymm29, ymm28	 # AVX512{BW,VL}
	vpaddsw	ymm30, ymm29, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpaddsw	ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpaddsw	ymm30, ymm29, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vpaddsw	ymm30, ymm29, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vpaddsw	ymm30, ymm29, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vpaddsw	ymm30, ymm29, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vpaddusb	xmm30, xmm29, xmm28	 # AVX512{BW,VL}
	vpaddusb	xmm30{k7}, xmm29, xmm28	 # AVX512{BW,VL}
	vpaddusb	xmm30{k7}{z}, xmm29, xmm28	 # AVX512{BW,VL}
	vpaddusb	xmm30, xmm29, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpaddusb	xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpaddusb	xmm30, xmm29, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpaddusb	xmm30, xmm29, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpaddusb	xmm30, xmm29, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpaddusb	xmm30, xmm29, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpaddusb	ymm30, ymm29, ymm28	 # AVX512{BW,VL}
	vpaddusb	ymm30{k7}, ymm29, ymm28	 # AVX512{BW,VL}
	vpaddusb	ymm30{k7}{z}, ymm29, ymm28	 # AVX512{BW,VL}
	vpaddusb	ymm30, ymm29, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpaddusb	ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpaddusb	ymm30, ymm29, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vpaddusb	ymm30, ymm29, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vpaddusb	ymm30, ymm29, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vpaddusb	ymm30, ymm29, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vpaddusw	xmm30, xmm29, xmm28	 # AVX512{BW,VL}
	vpaddusw	xmm30{k7}, xmm29, xmm28	 # AVX512{BW,VL}
	vpaddusw	xmm30{k7}{z}, xmm29, xmm28	 # AVX512{BW,VL}
	vpaddusw	xmm30, xmm29, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpaddusw	xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpaddusw	xmm30, xmm29, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpaddusw	xmm30, xmm29, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpaddusw	xmm30, xmm29, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpaddusw	xmm30, xmm29, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpaddusw	ymm30, ymm29, ymm28	 # AVX512{BW,VL}
	vpaddusw	ymm30{k7}, ymm29, ymm28	 # AVX512{BW,VL}
	vpaddusw	ymm30{k7}{z}, ymm29, ymm28	 # AVX512{BW,VL}
	vpaddusw	ymm30, ymm29, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpaddusw	ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpaddusw	ymm30, ymm29, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vpaddusw	ymm30, ymm29, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vpaddusw	ymm30, ymm29, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vpaddusw	ymm30, ymm29, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vpaddw	xmm30, xmm29, xmm28	 # AVX512{BW,VL}
	vpaddw	xmm30{k7}, xmm29, xmm28	 # AVX512{BW,VL}
	vpaddw	xmm30{k7}{z}, xmm29, xmm28	 # AVX512{BW,VL}
	vpaddw	xmm30, xmm29, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpaddw	xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpaddw	xmm30, xmm29, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpaddw	xmm30, xmm29, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpaddw	xmm30, xmm29, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpaddw	xmm30, xmm29, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpaddw	ymm30, ymm29, ymm28	 # AVX512{BW,VL}
	vpaddw	ymm30{k7}, ymm29, ymm28	 # AVX512{BW,VL}
	vpaddw	ymm30{k7}{z}, ymm29, ymm28	 # AVX512{BW,VL}
	vpaddw	ymm30, ymm29, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpaddw	ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpaddw	ymm30, ymm29, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vpaddw	ymm30, ymm29, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vpaddw	ymm30, ymm29, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vpaddw	ymm30, ymm29, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vpalignr	xmm30, xmm29, xmm28, 0xab	 # AVX512{BW,VL}
	vpalignr	xmm30{k7}, xmm29, xmm28, 0xab	 # AVX512{BW,VL}
	vpalignr	xmm30{k7}{z}, xmm29, xmm28, 0xab	 # AVX512{BW,VL}
	vpalignr	xmm30, xmm29, xmm28, 123	 # AVX512{BW,VL}
	vpalignr	xmm30, xmm29, XMMWORD PTR [rcx], 123	 # AVX512{BW,VL}
	vpalignr	xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234], 123	 # AVX512{BW,VL}
	vpalignr	xmm30, xmm29, XMMWORD PTR [rdx+2032], 123	 # AVX512{BW,VL} Disp8
	vpalignr	xmm30, xmm29, XMMWORD PTR [rdx+2048], 123	 # AVX512{BW,VL}
	vpalignr	xmm30, xmm29, XMMWORD PTR [rdx-2048], 123	 # AVX512{BW,VL} Disp8
	vpalignr	xmm30, xmm29, XMMWORD PTR [rdx-2064], 123	 # AVX512{BW,VL}
	vpalignr	ymm30, ymm29, ymm28, 0xab	 # AVX512{BW,VL}
	vpalignr	ymm30{k7}, ymm29, ymm28, 0xab	 # AVX512{BW,VL}
	vpalignr	ymm30{k7}{z}, ymm29, ymm28, 0xab	 # AVX512{BW,VL}
	vpalignr	ymm30, ymm29, ymm28, 123	 # AVX512{BW,VL}
	vpalignr	ymm30, ymm29, YMMWORD PTR [rcx], 123	 # AVX512{BW,VL}
	vpalignr	ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234], 123	 # AVX512{BW,VL}
	vpalignr	ymm30, ymm29, YMMWORD PTR [rdx+4064], 123	 # AVX512{BW,VL} Disp8
	vpalignr	ymm30, ymm29, YMMWORD PTR [rdx+4096], 123	 # AVX512{BW,VL}
	vpalignr	ymm30, ymm29, YMMWORD PTR [rdx-4096], 123	 # AVX512{BW,VL} Disp8
	vpalignr	ymm30, ymm29, YMMWORD PTR [rdx-4128], 123	 # AVX512{BW,VL}
	vpavgb	xmm30, xmm29, xmm28	 # AVX512{BW,VL}
	vpavgb	xmm30{k7}, xmm29, xmm28	 # AVX512{BW,VL}
	vpavgb	xmm30{k7}{z}, xmm29, xmm28	 # AVX512{BW,VL}
	vpavgb	xmm30, xmm29, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpavgb	xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpavgb	xmm30, xmm29, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpavgb	xmm30, xmm29, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpavgb	xmm30, xmm29, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpavgb	xmm30, xmm29, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpavgb	ymm30, ymm29, ymm28	 # AVX512{BW,VL}
	vpavgb	ymm30{k7}, ymm29, ymm28	 # AVX512{BW,VL}
	vpavgb	ymm30{k7}{z}, ymm29, ymm28	 # AVX512{BW,VL}
	vpavgb	ymm30, ymm29, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpavgb	ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpavgb	ymm30, ymm29, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vpavgb	ymm30, ymm29, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vpavgb	ymm30, ymm29, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vpavgb	ymm30, ymm29, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vpavgw	xmm30, xmm29, xmm28	 # AVX512{BW,VL}
	vpavgw	xmm30{k7}, xmm29, xmm28	 # AVX512{BW,VL}
	vpavgw	xmm30{k7}{z}, xmm29, xmm28	 # AVX512{BW,VL}
	vpavgw	xmm30, xmm29, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpavgw	xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpavgw	xmm30, xmm29, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpavgw	xmm30, xmm29, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpavgw	xmm30, xmm29, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpavgw	xmm30, xmm29, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpavgw	ymm30, ymm29, ymm28	 # AVX512{BW,VL}
	vpavgw	ymm30{k7}, ymm29, ymm28	 # AVX512{BW,VL}
	vpavgw	ymm30{k7}{z}, ymm29, ymm28	 # AVX512{BW,VL}
	vpavgw	ymm30, ymm29, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpavgw	ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpavgw	ymm30, ymm29, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vpavgw	ymm30, ymm29, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vpavgw	ymm30, ymm29, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vpavgw	ymm30, ymm29, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vpblendmb	xmm30, xmm29, xmm28	 # AVX512{BW,VL}
	vpblendmb	xmm30{k7}, xmm29, xmm28	 # AVX512{BW,VL}
	vpblendmb	xmm30{k7}{z}, xmm29, xmm28	 # AVX512{BW,VL}
	vpblendmb	xmm30, xmm29, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpblendmb	xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpblendmb	xmm30, xmm29, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpblendmb	xmm30, xmm29, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpblendmb	xmm30, xmm29, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpblendmb	xmm30, xmm29, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpblendmb	ymm30, ymm29, ymm28	 # AVX512{BW,VL}
	vpblendmb	ymm30{k7}, ymm29, ymm28	 # AVX512{BW,VL}
	vpblendmb	ymm30{k7}{z}, ymm29, ymm28	 # AVX512{BW,VL}
	vpblendmb	ymm30, ymm29, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpblendmb	ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpblendmb	ymm30, ymm29, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vpblendmb	ymm30, ymm29, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vpblendmb	ymm30, ymm29, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vpblendmb	ymm30, ymm29, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vpbroadcastb	xmm30, xmm29	 # AVX512{BW,VL}
	vpbroadcastb	xmm30{k7}, xmm29	 # AVX512{BW,VL}
	vpbroadcastb	xmm30{k7}{z}, xmm29	 # AVX512{BW,VL}
	vpbroadcastb	xmm30, BYTE PTR [rcx]	 # AVX512{BW,VL}
	vpbroadcastb	xmm30, BYTE PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpbroadcastb	xmm30, BYTE PTR [rdx+127]	 # AVX512{BW,VL} Disp8
	vpbroadcastb	xmm30, BYTE PTR [rdx+128]	 # AVX512{BW,VL}
	vpbroadcastb	xmm30, BYTE PTR [rdx-128]	 # AVX512{BW,VL} Disp8
	vpbroadcastb	xmm30, BYTE PTR [rdx-129]	 # AVX512{BW,VL}
	vpbroadcastb	ymm30, xmm29	 # AVX512{BW,VL}
	vpbroadcastb	ymm30{k7}, xmm29	 # AVX512{BW,VL}
	vpbroadcastb	ymm30{k7}{z}, xmm29	 # AVX512{BW,VL}
	vpbroadcastb	ymm30, BYTE PTR [rcx]	 # AVX512{BW,VL}
	vpbroadcastb	ymm30, BYTE PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpbroadcastb	ymm30, BYTE PTR [rdx+127]	 # AVX512{BW,VL} Disp8
	vpbroadcastb	ymm30, BYTE PTR [rdx+128]	 # AVX512{BW,VL}
	vpbroadcastb	ymm30, BYTE PTR [rdx-128]	 # AVX512{BW,VL} Disp8
	vpbroadcastb	ymm30, BYTE PTR [rdx-129]	 # AVX512{BW,VL}
	vpbroadcastb	xmm30, eax	 # AVX512{BW,VL}
	vpbroadcastb	xmm30{k7}, eax	 # AVX512{BW,VL}
	vpbroadcastb	xmm30{k7}{z}, eax	 # AVX512{BW,VL}
	vpbroadcastb	ymm30, eax	 # AVX512{BW,VL}
	vpbroadcastb	ymm30{k7}, eax	 # AVX512{BW,VL}
	vpbroadcastb	ymm30{k7}{z}, eax	 # AVX512{BW,VL}
	vpbroadcastw	xmm30, xmm29	 # AVX512{BW,VL}
	vpbroadcastw	xmm30{k7}, xmm29	 # AVX512{BW,VL}
	vpbroadcastw	xmm30{k7}{z}, xmm29	 # AVX512{BW,VL}
	vpbroadcastw	xmm30, WORD PTR [rcx]	 # AVX512{BW,VL}
	vpbroadcastw	xmm30, WORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpbroadcastw	xmm30, WORD PTR [rdx+254]	 # AVX512{BW,VL} Disp8
	vpbroadcastw	xmm30, WORD PTR [rdx+256]	 # AVX512{BW,VL}
	vpbroadcastw	xmm30, WORD PTR [rdx-256]	 # AVX512{BW,VL} Disp8
	vpbroadcastw	xmm30, WORD PTR [rdx-258]	 # AVX512{BW,VL}
	vpbroadcastw	ymm30, xmm29	 # AVX512{BW,VL}
	vpbroadcastw	ymm30{k7}, xmm29	 # AVX512{BW,VL}
	vpbroadcastw	ymm30{k7}{z}, xmm29	 # AVX512{BW,VL}
	vpbroadcastw	ymm30, WORD PTR [rcx]	 # AVX512{BW,VL}
	vpbroadcastw	ymm30, WORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpbroadcastw	ymm30, WORD PTR [rdx+254]	 # AVX512{BW,VL} Disp8
	vpbroadcastw	ymm30, WORD PTR [rdx+256]	 # AVX512{BW,VL}
	vpbroadcastw	ymm30, WORD PTR [rdx-256]	 # AVX512{BW,VL} Disp8
	vpbroadcastw	ymm30, WORD PTR [rdx-258]	 # AVX512{BW,VL}
	vpbroadcastw	xmm30, eax	 # AVX512{BW,VL}
	vpbroadcastw	xmm30{k7}, eax	 # AVX512{BW,VL}
	vpbroadcastw	xmm30{k7}{z}, eax	 # AVX512{BW,VL}
	vpbroadcastw	ymm30, eax	 # AVX512{BW,VL}
	vpbroadcastw	ymm30{k7}, eax	 # AVX512{BW,VL}
	vpbroadcastw	ymm30{k7}{z}, eax	 # AVX512{BW,VL}
	vpcmpeqb	k5, xmm30, xmm29	 # AVX512{BW,VL}
	vpcmpeqb	k5{k7}, xmm30, xmm29	 # AVX512{BW,VL}
	vpcmpeqb	k5, xmm30, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpcmpeqb	k5, xmm30, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpcmpeqb	k5, xmm30, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpcmpeqb	k5, xmm30, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpcmpeqb	k5, xmm30, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpcmpeqb	k5, xmm30, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpcmpeqb	k5, ymm30, ymm29	 # AVX512{BW,VL}
	vpcmpeqb	k5{k7}, ymm30, ymm29	 # AVX512{BW,VL}
	vpcmpeqb	k5, ymm30, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpcmpeqb	k5, ymm30, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpcmpeqb	k5, ymm30, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vpcmpeqb	k5, ymm30, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vpcmpeqb	k5, ymm30, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vpcmpeqb	k5, ymm30, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vpcmpeqw	k5, xmm30, xmm29	 # AVX512{BW,VL}
	vpcmpeqw	k5{k7}, xmm30, xmm29	 # AVX512{BW,VL}
	vpcmpeqw	k5, xmm30, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpcmpeqw	k5, xmm30, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpcmpeqw	k5, xmm30, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpcmpeqw	k5, xmm30, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpcmpeqw	k5, xmm30, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpcmpeqw	k5, xmm30, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpcmpeqw	k5, ymm30, ymm29	 # AVX512{BW,VL}
	vpcmpeqw	k5{k7}, ymm30, ymm29	 # AVX512{BW,VL}
	vpcmpeqw	k5, ymm30, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpcmpeqw	k5, ymm30, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpcmpeqw	k5, ymm30, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vpcmpeqw	k5, ymm30, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vpcmpeqw	k5, ymm30, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vpcmpeqw	k5, ymm30, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vpcmpgtb	k5, xmm30, xmm29	 # AVX512{BW,VL}
	vpcmpgtb	k5{k7}, xmm30, xmm29	 # AVX512{BW,VL}
	vpcmpgtb	k5, xmm30, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpcmpgtb	k5, xmm30, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpcmpgtb	k5, xmm30, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpcmpgtb	k5, xmm30, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpcmpgtb	k5, xmm30, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpcmpgtb	k5, xmm30, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpcmpgtb	k5, ymm30, ymm29	 # AVX512{BW,VL}
	vpcmpgtb	k5{k7}, ymm30, ymm29	 # AVX512{BW,VL}
	vpcmpgtb	k5, ymm30, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpcmpgtb	k5, ymm30, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpcmpgtb	k5, ymm30, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vpcmpgtb	k5, ymm30, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vpcmpgtb	k5, ymm30, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vpcmpgtb	k5, ymm30, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vpcmpgtw	k5, xmm30, xmm29	 # AVX512{BW,VL}
	vpcmpgtw	k5{k7}, xmm30, xmm29	 # AVX512{BW,VL}
	vpcmpgtw	k5, xmm30, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpcmpgtw	k5, xmm30, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpcmpgtw	k5, xmm30, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpcmpgtw	k5, xmm30, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpcmpgtw	k5, xmm30, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpcmpgtw	k5, xmm30, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpcmpgtw	k5, ymm30, ymm29	 # AVX512{BW,VL}
	vpcmpgtw	k5{k7}, ymm30, ymm29	 # AVX512{BW,VL}
	vpcmpgtw	k5, ymm30, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpcmpgtw	k5, ymm30, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpcmpgtw	k5, ymm30, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vpcmpgtw	k5, ymm30, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vpcmpgtw	k5, ymm30, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vpcmpgtw	k5, ymm30, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vpblendmw	xmm30, xmm29, xmm28	 # AVX512{BW,VL}
	vpblendmw	xmm30{k7}, xmm29, xmm28	 # AVX512{BW,VL}
	vpblendmw	xmm30{k7}{z}, xmm29, xmm28	 # AVX512{BW,VL}
	vpblendmw	xmm30, xmm29, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpblendmw	xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpblendmw	xmm30, xmm29, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpblendmw	xmm30, xmm29, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpblendmw	xmm30, xmm29, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpblendmw	xmm30, xmm29, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpblendmw	ymm30, ymm29, ymm28	 # AVX512{BW,VL}
	vpblendmw	ymm30{k7}, ymm29, ymm28	 # AVX512{BW,VL}
	vpblendmw	ymm30{k7}{z}, ymm29, ymm28	 # AVX512{BW,VL}
	vpblendmw	ymm30, ymm29, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpblendmw	ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpblendmw	ymm30, ymm29, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vpblendmw	ymm30, ymm29, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vpblendmw	ymm30, ymm29, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vpblendmw	ymm30, ymm29, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vpmaddubsw	xmm30, xmm29, xmm28	 # AVX512{BW,VL}
	vpmaddubsw	xmm30{k7}, xmm29, xmm28	 # AVX512{BW,VL}
	vpmaddubsw	xmm30{k7}{z}, xmm29, xmm28	 # AVX512{BW,VL}
	vpmaddubsw	xmm30, xmm29, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpmaddubsw	xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpmaddubsw	xmm30, xmm29, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpmaddubsw	xmm30, xmm29, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpmaddubsw	xmm30, xmm29, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpmaddubsw	xmm30, xmm29, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpmaddubsw	ymm30, ymm29, ymm28	 # AVX512{BW,VL}
	vpmaddubsw	ymm30{k7}, ymm29, ymm28	 # AVX512{BW,VL}
	vpmaddubsw	ymm30{k7}{z}, ymm29, ymm28	 # AVX512{BW,VL}
	vpmaddubsw	ymm30, ymm29, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpmaddubsw	ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpmaddubsw	ymm30, ymm29, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vpmaddubsw	ymm30, ymm29, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vpmaddubsw	ymm30, ymm29, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vpmaddubsw	ymm30, ymm29, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vpmaddwd	xmm30, xmm29, xmm28	 # AVX512{BW,VL}
	vpmaddwd	xmm30{k7}, xmm29, xmm28	 # AVX512{BW,VL}
	vpmaddwd	xmm30{k7}{z}, xmm29, xmm28	 # AVX512{BW,VL}
	vpmaddwd	xmm30, xmm29, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpmaddwd	xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpmaddwd	xmm30, xmm29, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpmaddwd	xmm30, xmm29, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpmaddwd	xmm30, xmm29, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpmaddwd	xmm30, xmm29, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpmaddwd	ymm30, ymm29, ymm28	 # AVX512{BW,VL}
	vpmaddwd	ymm30{k7}, ymm29, ymm28	 # AVX512{BW,VL}
	vpmaddwd	ymm30{k7}{z}, ymm29, ymm28	 # AVX512{BW,VL}
	vpmaddwd	ymm30, ymm29, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpmaddwd	ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpmaddwd	ymm30, ymm29, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vpmaddwd	ymm30, ymm29, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vpmaddwd	ymm30, ymm29, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vpmaddwd	ymm30, ymm29, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vpmaxsb	xmm30, xmm29, xmm28	 # AVX512{BW,VL}
	vpmaxsb	xmm30{k7}, xmm29, xmm28	 # AVX512{BW,VL}
	vpmaxsb	xmm30{k7}{z}, xmm29, xmm28	 # AVX512{BW,VL}
	vpmaxsb	xmm30, xmm29, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpmaxsb	xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpmaxsb	xmm30, xmm29, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpmaxsb	xmm30, xmm29, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpmaxsb	xmm30, xmm29, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpmaxsb	xmm30, xmm29, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpmaxsb	ymm30, ymm29, ymm28	 # AVX512{BW,VL}
	vpmaxsb	ymm30{k7}, ymm29, ymm28	 # AVX512{BW,VL}
	vpmaxsb	ymm30{k7}{z}, ymm29, ymm28	 # AVX512{BW,VL}
	vpmaxsb	ymm30, ymm29, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpmaxsb	ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpmaxsb	ymm30, ymm29, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vpmaxsb	ymm30, ymm29, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vpmaxsb	ymm30, ymm29, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vpmaxsb	ymm30, ymm29, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vpmaxsw	xmm30, xmm29, xmm28	 # AVX512{BW,VL}
	vpmaxsw	xmm30{k7}, xmm29, xmm28	 # AVX512{BW,VL}
	vpmaxsw	xmm30{k7}{z}, xmm29, xmm28	 # AVX512{BW,VL}
	vpmaxsw	xmm30, xmm29, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpmaxsw	xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpmaxsw	xmm30, xmm29, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpmaxsw	xmm30, xmm29, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpmaxsw	xmm30, xmm29, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpmaxsw	xmm30, xmm29, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpmaxsw	ymm30, ymm29, ymm28	 # AVX512{BW,VL}
	vpmaxsw	ymm30{k7}, ymm29, ymm28	 # AVX512{BW,VL}
	vpmaxsw	ymm30{k7}{z}, ymm29, ymm28	 # AVX512{BW,VL}
	vpmaxsw	ymm30, ymm29, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpmaxsw	ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpmaxsw	ymm30, ymm29, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vpmaxsw	ymm30, ymm29, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vpmaxsw	ymm30, ymm29, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vpmaxsw	ymm30, ymm29, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vpmaxub	xmm30, xmm29, xmm28	 # AVX512{BW,VL}
	vpmaxub	xmm30{k7}, xmm29, xmm28	 # AVX512{BW,VL}
	vpmaxub	xmm30{k7}{z}, xmm29, xmm28	 # AVX512{BW,VL}
	vpmaxub	xmm30, xmm29, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpmaxub	xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpmaxub	xmm30, xmm29, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpmaxub	xmm30, xmm29, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpmaxub	xmm30, xmm29, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpmaxub	xmm30, xmm29, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpmaxub	ymm30, ymm29, ymm28	 # AVX512{BW,VL}
	vpmaxub	ymm30{k7}, ymm29, ymm28	 # AVX512{BW,VL}
	vpmaxub	ymm30{k7}{z}, ymm29, ymm28	 # AVX512{BW,VL}
	vpmaxub	ymm30, ymm29, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpmaxub	ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpmaxub	ymm30, ymm29, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vpmaxub	ymm30, ymm29, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vpmaxub	ymm30, ymm29, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vpmaxub	ymm30, ymm29, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vpmaxuw	xmm30, xmm29, xmm28	 # AVX512{BW,VL}
	vpmaxuw	xmm30{k7}, xmm29, xmm28	 # AVX512{BW,VL}
	vpmaxuw	xmm30{k7}{z}, xmm29, xmm28	 # AVX512{BW,VL}
	vpmaxuw	xmm30, xmm29, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpmaxuw	xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpmaxuw	xmm30, xmm29, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpmaxuw	xmm30, xmm29, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpmaxuw	xmm30, xmm29, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpmaxuw	xmm30, xmm29, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpmaxuw	ymm30, ymm29, ymm28	 # AVX512{BW,VL}
	vpmaxuw	ymm30{k7}, ymm29, ymm28	 # AVX512{BW,VL}
	vpmaxuw	ymm30{k7}{z}, ymm29, ymm28	 # AVX512{BW,VL}
	vpmaxuw	ymm30, ymm29, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpmaxuw	ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpmaxuw	ymm30, ymm29, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vpmaxuw	ymm30, ymm29, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vpmaxuw	ymm30, ymm29, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vpmaxuw	ymm30, ymm29, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vpminsb	xmm30, xmm29, xmm28	 # AVX512{BW,VL}
	vpminsb	xmm30{k7}, xmm29, xmm28	 # AVX512{BW,VL}
	vpminsb	xmm30{k7}{z}, xmm29, xmm28	 # AVX512{BW,VL}
	vpminsb	xmm30, xmm29, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpminsb	xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpminsb	xmm30, xmm29, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpminsb	xmm30, xmm29, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpminsb	xmm30, xmm29, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpminsb	xmm30, xmm29, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpminsb	ymm30, ymm29, ymm28	 # AVX512{BW,VL}
	vpminsb	ymm30{k7}, ymm29, ymm28	 # AVX512{BW,VL}
	vpminsb	ymm30{k7}{z}, ymm29, ymm28	 # AVX512{BW,VL}
	vpminsb	ymm30, ymm29, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpminsb	ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpminsb	ymm30, ymm29, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vpminsb	ymm30, ymm29, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vpminsb	ymm30, ymm29, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vpminsb	ymm30, ymm29, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vpminsw	xmm30, xmm29, xmm28	 # AVX512{BW,VL}
	vpminsw	xmm30{k7}, xmm29, xmm28	 # AVX512{BW,VL}
	vpminsw	xmm30{k7}{z}, xmm29, xmm28	 # AVX512{BW,VL}
	vpminsw	xmm30, xmm29, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpminsw	xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpminsw	xmm30, xmm29, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpminsw	xmm30, xmm29, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpminsw	xmm30, xmm29, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpminsw	xmm30, xmm29, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpminsw	ymm30, ymm29, ymm28	 # AVX512{BW,VL}
	vpminsw	ymm30{k7}, ymm29, ymm28	 # AVX512{BW,VL}
	vpminsw	ymm30{k7}{z}, ymm29, ymm28	 # AVX512{BW,VL}
	vpminsw	ymm30, ymm29, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpminsw	ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpminsw	ymm30, ymm29, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vpminsw	ymm30, ymm29, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vpminsw	ymm30, ymm29, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vpminsw	ymm30, ymm29, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vpminub	xmm30, xmm29, xmm28	 # AVX512{BW,VL}
	vpminub	xmm30{k7}, xmm29, xmm28	 # AVX512{BW,VL}
	vpminub	xmm30{k7}{z}, xmm29, xmm28	 # AVX512{BW,VL}
	vpminub	xmm30, xmm29, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpminub	xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpminub	xmm30, xmm29, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpminub	xmm30, xmm29, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpminub	xmm30, xmm29, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpminub	xmm30, xmm29, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpminub	ymm30, ymm29, ymm28	 # AVX512{BW,VL}
	vpminub	ymm30{k7}, ymm29, ymm28	 # AVX512{BW,VL}
	vpminub	ymm30{k7}{z}, ymm29, ymm28	 # AVX512{BW,VL}
	vpminub	ymm30, ymm29, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpminub	ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpminub	ymm30, ymm29, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vpminub	ymm30, ymm29, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vpminub	ymm30, ymm29, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vpminub	ymm30, ymm29, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vpminuw	xmm30, xmm29, xmm28	 # AVX512{BW,VL}
	vpminuw	xmm30{k7}, xmm29, xmm28	 # AVX512{BW,VL}
	vpminuw	xmm30{k7}{z}, xmm29, xmm28	 # AVX512{BW,VL}
	vpminuw	xmm30, xmm29, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpminuw	xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpminuw	xmm30, xmm29, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpminuw	xmm30, xmm29, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpminuw	xmm30, xmm29, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpminuw	xmm30, xmm29, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpminuw	ymm30, ymm29, ymm28	 # AVX512{BW,VL}
	vpminuw	ymm30{k7}, ymm29, ymm28	 # AVX512{BW,VL}
	vpminuw	ymm30{k7}{z}, ymm29, ymm28	 # AVX512{BW,VL}
	vpminuw	ymm30, ymm29, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpminuw	ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpminuw	ymm30, ymm29, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vpminuw	ymm30, ymm29, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vpminuw	ymm30, ymm29, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vpminuw	ymm30, ymm29, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vpmovsxbw	xmm30, xmm29	 # AVX512{BW,VL}
	vpmovsxbw	xmm30{k7}, xmm29	 # AVX512{BW,VL}
	vpmovsxbw	xmm30{k7}{z}, xmm29	 # AVX512{BW,VL}
	vpmovsxbw	xmm30, QWORD PTR [rcx]	 # AVX512{BW,VL}
	vpmovsxbw	xmm30, QWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpmovsxbw	xmm30, QWORD PTR [rdx+1016]	 # AVX512{BW,VL} Disp8
	vpmovsxbw	xmm30, QWORD PTR [rdx+1024]	 # AVX512{BW,VL}
	vpmovsxbw	xmm30, QWORD PTR [rdx-1024]	 # AVX512{BW,VL} Disp8
	vpmovsxbw	xmm30, QWORD PTR [rdx-1032]	 # AVX512{BW,VL}
	vpmovsxbw	ymm30, xmm29	 # AVX512{BW,VL}
	vpmovsxbw	ymm30{k7}, xmm29	 # AVX512{BW,VL}
	vpmovsxbw	ymm30{k7}{z}, xmm29	 # AVX512{BW,VL}
	vpmovsxbw	ymm30, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpmovsxbw	ymm30, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpmovsxbw	ymm30, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpmovsxbw	ymm30, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpmovsxbw	ymm30, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpmovsxbw	ymm30, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpmovzxbw	xmm30, xmm29	 # AVX512{BW,VL}
	vpmovzxbw	xmm30{k7}, xmm29	 # AVX512{BW,VL}
	vpmovzxbw	xmm30{k7}{z}, xmm29	 # AVX512{BW,VL}
	vpmovzxbw	xmm30, QWORD PTR [rcx]	 # AVX512{BW,VL}
	vpmovzxbw	xmm30, QWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpmovzxbw	xmm30, QWORD PTR [rdx+1016]	 # AVX512{BW,VL} Disp8
	vpmovzxbw	xmm30, QWORD PTR [rdx+1024]	 # AVX512{BW,VL}
	vpmovzxbw	xmm30, QWORD PTR [rdx-1024]	 # AVX512{BW,VL} Disp8
	vpmovzxbw	xmm30, QWORD PTR [rdx-1032]	 # AVX512{BW,VL}
	vpmovzxbw	ymm30, xmm29	 # AVX512{BW,VL}
	vpmovzxbw	ymm30{k7}, xmm29	 # AVX512{BW,VL}
	vpmovzxbw	ymm30{k7}{z}, xmm29	 # AVX512{BW,VL}
	vpmovzxbw	ymm30, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpmovzxbw	ymm30, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpmovzxbw	ymm30, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpmovzxbw	ymm30, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpmovzxbw	ymm30, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpmovzxbw	ymm30, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpmulhrsw	xmm30, xmm29, xmm28	 # AVX512{BW,VL}
	vpmulhrsw	xmm30{k7}, xmm29, xmm28	 # AVX512{BW,VL}
	vpmulhrsw	xmm30{k7}{z}, xmm29, xmm28	 # AVX512{BW,VL}
	vpmulhrsw	xmm30, xmm29, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpmulhrsw	xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpmulhrsw	xmm30, xmm29, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpmulhrsw	xmm30, xmm29, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpmulhrsw	xmm30, xmm29, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpmulhrsw	xmm30, xmm29, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpmulhrsw	ymm30, ymm29, ymm28	 # AVX512{BW,VL}
	vpmulhrsw	ymm30{k7}, ymm29, ymm28	 # AVX512{BW,VL}
	vpmulhrsw	ymm30{k7}{z}, ymm29, ymm28	 # AVX512{BW,VL}
	vpmulhrsw	ymm30, ymm29, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpmulhrsw	ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpmulhrsw	ymm30, ymm29, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vpmulhrsw	ymm30, ymm29, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vpmulhrsw	ymm30, ymm29, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vpmulhrsw	ymm30, ymm29, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vpmulhuw	xmm30, xmm29, xmm28	 # AVX512{BW,VL}
	vpmulhuw	xmm30{k7}, xmm29, xmm28	 # AVX512{BW,VL}
	vpmulhuw	xmm30{k7}{z}, xmm29, xmm28	 # AVX512{BW,VL}
	vpmulhuw	xmm30, xmm29, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpmulhuw	xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpmulhuw	xmm30, xmm29, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpmulhuw	xmm30, xmm29, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpmulhuw	xmm30, xmm29, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpmulhuw	xmm30, xmm29, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpmulhuw	ymm30, ymm29, ymm28	 # AVX512{BW,VL}
	vpmulhuw	ymm30{k7}, ymm29, ymm28	 # AVX512{BW,VL}
	vpmulhuw	ymm30{k7}{z}, ymm29, ymm28	 # AVX512{BW,VL}
	vpmulhuw	ymm30, ymm29, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpmulhuw	ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpmulhuw	ymm30, ymm29, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vpmulhuw	ymm30, ymm29, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vpmulhuw	ymm30, ymm29, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vpmulhuw	ymm30, ymm29, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vpmulhw	xmm30, xmm29, xmm28	 # AVX512{BW,VL}
	vpmulhw	xmm30{k7}, xmm29, xmm28	 # AVX512{BW,VL}
	vpmulhw	xmm30{k7}{z}, xmm29, xmm28	 # AVX512{BW,VL}
	vpmulhw	xmm30, xmm29, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpmulhw	xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpmulhw	xmm30, xmm29, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpmulhw	xmm30, xmm29, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpmulhw	xmm30, xmm29, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpmulhw	xmm30, xmm29, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpmulhw	ymm30, ymm29, ymm28	 # AVX512{BW,VL}
	vpmulhw	ymm30{k7}, ymm29, ymm28	 # AVX512{BW,VL}
	vpmulhw	ymm30{k7}{z}, ymm29, ymm28	 # AVX512{BW,VL}
	vpmulhw	ymm30, ymm29, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpmulhw	ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpmulhw	ymm30, ymm29, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vpmulhw	ymm30, ymm29, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vpmulhw	ymm30, ymm29, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vpmulhw	ymm30, ymm29, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vpmullw	xmm30, xmm29, xmm28	 # AVX512{BW,VL}
	vpmullw	xmm30{k7}, xmm29, xmm28	 # AVX512{BW,VL}
	vpmullw	xmm30{k7}{z}, xmm29, xmm28	 # AVX512{BW,VL}
	vpmullw	xmm30, xmm29, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpmullw	xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpmullw	xmm30, xmm29, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpmullw	xmm30, xmm29, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpmullw	xmm30, xmm29, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpmullw	xmm30, xmm29, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpmullw	ymm30, ymm29, ymm28	 # AVX512{BW,VL}
	vpmullw	ymm30{k7}, ymm29, ymm28	 # AVX512{BW,VL}
	vpmullw	ymm30{k7}{z}, ymm29, ymm28	 # AVX512{BW,VL}
	vpmullw	ymm30, ymm29, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpmullw	ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpmullw	ymm30, ymm29, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vpmullw	ymm30, ymm29, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vpmullw	ymm30, ymm29, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vpmullw	ymm30, ymm29, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vpsadbw	xmm30, xmm29, xmm28	 # AVX512{BW,VL}
	vpsadbw	xmm30, xmm29, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpsadbw	xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpsadbw	xmm30, xmm29, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpsadbw	xmm30, xmm29, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpsadbw	xmm30, xmm29, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpsadbw	xmm30, xmm29, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpsadbw	ymm30, ymm29, ymm28	 # AVX512{BW,VL}
	vpsadbw	ymm30, ymm29, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpsadbw	ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpsadbw	ymm30, ymm29, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vpsadbw	ymm30, ymm29, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vpsadbw	ymm30, ymm29, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vpsadbw	ymm30, ymm29, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vpshufb	xmm30, xmm29, xmm28	 # AVX512{BW,VL}
	vpshufb	xmm30{k7}, xmm29, xmm28	 # AVX512{BW,VL}
	vpshufb	xmm30{k7}{z}, xmm29, xmm28	 # AVX512{BW,VL}
	vpshufb	xmm30, xmm29, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpshufb	xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpshufb	xmm30, xmm29, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpshufb	xmm30, xmm29, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpshufb	xmm30, xmm29, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpshufb	xmm30, xmm29, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpshufb	ymm30, ymm29, ymm28	 # AVX512{BW,VL}
	vpshufb	ymm30{k7}, ymm29, ymm28	 # AVX512{BW,VL}
	vpshufb	ymm30{k7}{z}, ymm29, ymm28	 # AVX512{BW,VL}
	vpshufb	ymm30, ymm29, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpshufb	ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpshufb	ymm30, ymm29, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vpshufb	ymm30, ymm29, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vpshufb	ymm30, ymm29, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vpshufb	ymm30, ymm29, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vpshufhw	xmm30, xmm29, 0xab	 # AVX512{BW,VL}
	vpshufhw	xmm30{k7}, xmm29, 0xab	 # AVX512{BW,VL}
	vpshufhw	xmm30{k7}{z}, xmm29, 0xab	 # AVX512{BW,VL}
	vpshufhw	xmm30, xmm29, 123	 # AVX512{BW,VL}
	vpshufhw	xmm30, XMMWORD PTR [rcx], 123	 # AVX512{BW,VL}
	vpshufhw	xmm30, XMMWORD PTR [rax+r14*8+0x1234], 123	 # AVX512{BW,VL}
	vpshufhw	xmm30, XMMWORD PTR [rdx+2032], 123	 # AVX512{BW,VL} Disp8
	vpshufhw	xmm30, XMMWORD PTR [rdx+2048], 123	 # AVX512{BW,VL}
	vpshufhw	xmm30, XMMWORD PTR [rdx-2048], 123	 # AVX512{BW,VL} Disp8
	vpshufhw	xmm30, XMMWORD PTR [rdx-2064], 123	 # AVX512{BW,VL}
	vpshufhw	ymm30, ymm29, 0xab	 # AVX512{BW,VL}
	vpshufhw	ymm30{k7}, ymm29, 0xab	 # AVX512{BW,VL}
	vpshufhw	ymm30{k7}{z}, ymm29, 0xab	 # AVX512{BW,VL}
	vpshufhw	ymm30, ymm29, 123	 # AVX512{BW,VL}
	vpshufhw	ymm30, YMMWORD PTR [rcx], 123	 # AVX512{BW,VL}
	vpshufhw	ymm30, YMMWORD PTR [rax+r14*8+0x1234], 123	 # AVX512{BW,VL}
	vpshufhw	ymm30, YMMWORD PTR [rdx+4064], 123	 # AVX512{BW,VL} Disp8
	vpshufhw	ymm30, YMMWORD PTR [rdx+4096], 123	 # AVX512{BW,VL}
	vpshufhw	ymm30, YMMWORD PTR [rdx-4096], 123	 # AVX512{BW,VL} Disp8
	vpshufhw	ymm30, YMMWORD PTR [rdx-4128], 123	 # AVX512{BW,VL}
	vpshuflw	xmm30, xmm29, 0xab	 # AVX512{BW,VL}
	vpshuflw	xmm30{k7}, xmm29, 0xab	 # AVX512{BW,VL}
	vpshuflw	xmm30{k7}{z}, xmm29, 0xab	 # AVX512{BW,VL}
	vpshuflw	xmm30, xmm29, 123	 # AVX512{BW,VL}
	vpshuflw	xmm30, XMMWORD PTR [rcx], 123	 # AVX512{BW,VL}
	vpshuflw	xmm30, XMMWORD PTR [rax+r14*8+0x1234], 123	 # AVX512{BW,VL}
	vpshuflw	xmm30, XMMWORD PTR [rdx+2032], 123	 # AVX512{BW,VL} Disp8
	vpshuflw	xmm30, XMMWORD PTR [rdx+2048], 123	 # AVX512{BW,VL}
	vpshuflw	xmm30, XMMWORD PTR [rdx-2048], 123	 # AVX512{BW,VL} Disp8
	vpshuflw	xmm30, XMMWORD PTR [rdx-2064], 123	 # AVX512{BW,VL}
	vpshuflw	ymm30, ymm29, 0xab	 # AVX512{BW,VL}
	vpshuflw	ymm30{k7}, ymm29, 0xab	 # AVX512{BW,VL}
	vpshuflw	ymm30{k7}{z}, ymm29, 0xab	 # AVX512{BW,VL}
	vpshuflw	ymm30, ymm29, 123	 # AVX512{BW,VL}
	vpshuflw	ymm30, YMMWORD PTR [rcx], 123	 # AVX512{BW,VL}
	vpshuflw	ymm30, YMMWORD PTR [rax+r14*8+0x1234], 123	 # AVX512{BW,VL}
	vpshuflw	ymm30, YMMWORD PTR [rdx+4064], 123	 # AVX512{BW,VL} Disp8
	vpshuflw	ymm30, YMMWORD PTR [rdx+4096], 123	 # AVX512{BW,VL}
	vpshuflw	ymm30, YMMWORD PTR [rdx-4096], 123	 # AVX512{BW,VL} Disp8
	vpshuflw	ymm30, YMMWORD PTR [rdx-4128], 123	 # AVX512{BW,VL}
	vpsllw	xmm30, xmm29, xmm28	 # AVX512{BW,VL}
	vpsllw	xmm30{k7}, xmm29, xmm28	 # AVX512{BW,VL}
	vpsllw	xmm30{k7}{z}, xmm29, xmm28	 # AVX512{BW,VL}
	vpsllw	xmm30, xmm29, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpsllw	xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpsllw	xmm30, xmm29, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpsllw	xmm30, xmm29, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpsllw	xmm30, xmm29, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpsllw	xmm30, xmm29, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpsllw	ymm30, ymm29, xmm28	 # AVX512{BW,VL}
	vpsllw	ymm30{k7}, ymm29, xmm28	 # AVX512{BW,VL}
	vpsllw	ymm30{k7}{z}, ymm29, xmm28	 # AVX512{BW,VL}
	vpsllw	ymm30, ymm29, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpsllw	ymm30, ymm29, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpsllw	ymm30, ymm29, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpsllw	ymm30, ymm29, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpsllw	ymm30, ymm29, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpsllw	ymm30, ymm29, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpsraw	xmm30, xmm29, xmm28	 # AVX512{BW,VL}
	vpsraw	xmm30{k7}, xmm29, xmm28	 # AVX512{BW,VL}
	vpsraw	xmm30{k7}{z}, xmm29, xmm28	 # AVX512{BW,VL}
	vpsraw	xmm30, xmm29, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpsraw	xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpsraw	xmm30, xmm29, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpsraw	xmm30, xmm29, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpsraw	xmm30, xmm29, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpsraw	xmm30, xmm29, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpsraw	ymm30, ymm29, xmm28	 # AVX512{BW,VL}
	vpsraw	ymm30{k7}, ymm29, xmm28	 # AVX512{BW,VL}
	vpsraw	ymm30{k7}{z}, ymm29, xmm28	 # AVX512{BW,VL}
	vpsraw	ymm30, ymm29, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpsraw	ymm30, ymm29, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpsraw	ymm30, ymm29, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpsraw	ymm30, ymm29, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpsraw	ymm30, ymm29, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpsraw	ymm30, ymm29, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpsrlw	xmm30, xmm29, xmm28	 # AVX512{BW,VL}
	vpsrlw	xmm30{k7}, xmm29, xmm28	 # AVX512{BW,VL}
	vpsrlw	xmm30{k7}{z}, xmm29, xmm28	 # AVX512{BW,VL}
	vpsrlw	xmm30, xmm29, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpsrlw	xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpsrlw	xmm30, xmm29, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpsrlw	xmm30, xmm29, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpsrlw	xmm30, xmm29, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpsrlw	xmm30, xmm29, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpsrlw	ymm30, ymm29, xmm28	 # AVX512{BW,VL}
	vpsrlw	ymm30{k7}, ymm29, xmm28	 # AVX512{BW,VL}
	vpsrlw	ymm30{k7}{z}, ymm29, xmm28	 # AVX512{BW,VL}
	vpsrlw	ymm30, ymm29, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpsrlw	ymm30, ymm29, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpsrlw	ymm30, ymm29, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpsrlw	ymm30, ymm29, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpsrlw	ymm30, ymm29, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpsrlw	ymm30, ymm29, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpsrldq	xmm30, xmm29, 0xab	 # AVX512{BW,VL}
	vpsrldq	xmm30, xmm29, 123	 # AVX512{BW,VL}
	vpsrldq	xmm30, XMMWORD PTR [rcx], 123	 # AVX512{BW,VL}
	vpsrldq	xmm30, XMMWORD PTR [rax+r14*8+0x1234], 123	 # AVX512{BW,VL}
	vpsrldq	xmm30, XMMWORD PTR [rdx+2032], 123	 # AVX512{BW,VL} Disp8
	vpsrldq	xmm30, XMMWORD PTR [rdx+2048], 123	 # AVX512{BW,VL}
	vpsrldq	xmm30, XMMWORD PTR [rdx-2048], 123	 # AVX512{BW,VL} Disp8
	vpsrldq	xmm30, XMMWORD PTR [rdx-2064], 123	 # AVX512{BW,VL}
	vpsrldq	ymm30, ymm29, 0xab	 # AVX512{BW,VL}
	vpsrldq	ymm30, ymm29, 123	 # AVX512{BW,VL}
	vpsrldq	ymm30, YMMWORD PTR [rcx], 123	 # AVX512{BW,VL}
	vpsrldq	ymm30, YMMWORD PTR [rax+r14*8+0x1234], 123	 # AVX512{BW,VL}
	vpsrldq	ymm30, YMMWORD PTR [rdx+4064], 123	 # AVX512{BW,VL} Disp8
	vpsrldq	ymm30, YMMWORD PTR [rdx+4096], 123	 # AVX512{BW,VL}
	vpsrldq	ymm30, YMMWORD PTR [rdx-4096], 123	 # AVX512{BW,VL} Disp8
	vpsrldq	ymm30, YMMWORD PTR [rdx-4128], 123	 # AVX512{BW,VL}
	vpsrlw	xmm30, xmm29, 0xab	 # AVX512{BW,VL}
	vpsrlw	xmm30{k7}, xmm29, 0xab	 # AVX512{BW,VL}
	vpsrlw	xmm30{k7}{z}, xmm29, 0xab	 # AVX512{BW,VL}
	vpsrlw	xmm30, xmm29, 123	 # AVX512{BW,VL}
	vpsrlw	xmm30, XMMWORD PTR [rcx], 123	 # AVX512{BW,VL}
	vpsrlw	xmm30, XMMWORD PTR [rax+r14*8+0x1234], 123	 # AVX512{BW,VL}
	vpsrlw	xmm30, XMMWORD PTR [rdx+2032], 123	 # AVX512{BW,VL} Disp8
	vpsrlw	xmm30, XMMWORD PTR [rdx+2048], 123	 # AVX512{BW,VL}
	vpsrlw	xmm30, XMMWORD PTR [rdx-2048], 123	 # AVX512{BW,VL} Disp8
	vpsrlw	xmm30, XMMWORD PTR [rdx-2064], 123	 # AVX512{BW,VL}
	vpsrlw	ymm30, ymm29, 0xab	 # AVX512{BW,VL}
	vpsrlw	ymm30{k7}, ymm29, 0xab	 # AVX512{BW,VL}
	vpsrlw	ymm30{k7}{z}, ymm29, 0xab	 # AVX512{BW,VL}
	vpsrlw	ymm30, ymm29, 123	 # AVX512{BW,VL}
	vpsrlw	ymm30, YMMWORD PTR [rcx], 123	 # AVX512{BW,VL}
	vpsrlw	ymm30, YMMWORD PTR [rax+r14*8+0x1234], 123	 # AVX512{BW,VL}
	vpsrlw	ymm30, YMMWORD PTR [rdx+4064], 123	 # AVX512{BW,VL} Disp8
	vpsrlw	ymm30, YMMWORD PTR [rdx+4096], 123	 # AVX512{BW,VL}
	vpsrlw	ymm30, YMMWORD PTR [rdx-4096], 123	 # AVX512{BW,VL} Disp8
	vpsrlw	ymm30, YMMWORD PTR [rdx-4128], 123	 # AVX512{BW,VL}
	vpsraw	xmm30, xmm29, 0xab	 # AVX512{BW,VL}
	vpsraw	xmm30{k7}, xmm29, 0xab	 # AVX512{BW,VL}
	vpsraw	xmm30{k7}{z}, xmm29, 0xab	 # AVX512{BW,VL}
	vpsraw	xmm30, xmm29, 123	 # AVX512{BW,VL}
	vpsraw	xmm30, XMMWORD PTR [rcx], 123	 # AVX512{BW,VL}
	vpsraw	xmm30, XMMWORD PTR [rax+r14*8+0x1234], 123	 # AVX512{BW,VL}
	vpsraw	xmm30, XMMWORD PTR [rdx+2032], 123	 # AVX512{BW,VL} Disp8
	vpsraw	xmm30, XMMWORD PTR [rdx+2048], 123	 # AVX512{BW,VL}
	vpsraw	xmm30, XMMWORD PTR [rdx-2048], 123	 # AVX512{BW,VL} Disp8
	vpsraw	xmm30, XMMWORD PTR [rdx-2064], 123	 # AVX512{BW,VL}
	vpsraw	ymm30, ymm29, 0xab	 # AVX512{BW,VL}
	vpsraw	ymm30{k7}, ymm29, 0xab	 # AVX512{BW,VL}
	vpsraw	ymm30{k7}{z}, ymm29, 0xab	 # AVX512{BW,VL}
	vpsraw	ymm30, ymm29, 123	 # AVX512{BW,VL}
	vpsraw	ymm30, YMMWORD PTR [rcx], 123	 # AVX512{BW,VL}
	vpsraw	ymm30, YMMWORD PTR [rax+r14*8+0x1234], 123	 # AVX512{BW,VL}
	vpsraw	ymm30, YMMWORD PTR [rdx+4064], 123	 # AVX512{BW,VL} Disp8
	vpsraw	ymm30, YMMWORD PTR [rdx+4096], 123	 # AVX512{BW,VL}
	vpsraw	ymm30, YMMWORD PTR [rdx-4096], 123	 # AVX512{BW,VL} Disp8
	vpsraw	ymm30, YMMWORD PTR [rdx-4128], 123	 # AVX512{BW,VL}
	vpsrlvw	xmm30, xmm29, xmm28	 # AVX512{BW,VL}
	vpsrlvw	xmm30{k7}, xmm29, xmm28	 # AVX512{BW,VL}
	vpsrlvw	xmm30{k7}{z}, xmm29, xmm28	 # AVX512{BW,VL}
	vpsrlvw	xmm30, xmm29, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpsrlvw	xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpsrlvw	xmm30, xmm29, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpsrlvw	xmm30, xmm29, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpsrlvw	xmm30, xmm29, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpsrlvw	xmm30, xmm29, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpsrlvw	ymm30, ymm29, ymm28	 # AVX512{BW,VL}
	vpsrlvw	ymm30{k7}, ymm29, ymm28	 # AVX512{BW,VL}
	vpsrlvw	ymm30{k7}{z}, ymm29, ymm28	 # AVX512{BW,VL}
	vpsrlvw	ymm30, ymm29, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpsrlvw	ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpsrlvw	ymm30, ymm29, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vpsrlvw	ymm30, ymm29, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vpsrlvw	ymm30, ymm29, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vpsrlvw	ymm30, ymm29, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vpsravw	xmm30, xmm29, xmm28	 # AVX512{BW,VL}
	vpsravw	xmm30{k7}, xmm29, xmm28	 # AVX512{BW,VL}
	vpsravw	xmm30{k7}{z}, xmm29, xmm28	 # AVX512{BW,VL}
	vpsravw	xmm30, xmm29, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpsravw	xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpsravw	xmm30, xmm29, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpsravw	xmm30, xmm29, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpsravw	xmm30, xmm29, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpsravw	xmm30, xmm29, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpsravw	ymm30, ymm29, ymm28	 # AVX512{BW,VL}
	vpsravw	ymm30{k7}, ymm29, ymm28	 # AVX512{BW,VL}
	vpsravw	ymm30{k7}{z}, ymm29, ymm28	 # AVX512{BW,VL}
	vpsravw	ymm30, ymm29, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpsravw	ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpsravw	ymm30, ymm29, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vpsravw	ymm30, ymm29, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vpsravw	ymm30, ymm29, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vpsravw	ymm30, ymm29, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vpsubb	xmm30, xmm29, xmm28	 # AVX512{BW,VL}
	vpsubb	xmm30{k7}, xmm29, xmm28	 # AVX512{BW,VL}
	vpsubb	xmm30{k7}{z}, xmm29, xmm28	 # AVX512{BW,VL}
	vpsubb	xmm30, xmm29, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpsubb	xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpsubb	xmm30, xmm29, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpsubb	xmm30, xmm29, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpsubb	xmm30, xmm29, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpsubb	xmm30, xmm29, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpsubb	ymm30, ymm29, ymm28	 # AVX512{BW,VL}
	vpsubb	ymm30{k7}, ymm29, ymm28	 # AVX512{BW,VL}
	vpsubb	ymm30{k7}{z}, ymm29, ymm28	 # AVX512{BW,VL}
	vpsubb	ymm30, ymm29, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpsubb	ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpsubb	ymm30, ymm29, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vpsubb	ymm30, ymm29, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vpsubb	ymm30, ymm29, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vpsubb	ymm30, ymm29, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vpsubsb	xmm30, xmm29, xmm28	 # AVX512{BW,VL}
	vpsubsb	xmm30{k7}, xmm29, xmm28	 # AVX512{BW,VL}
	vpsubsb	xmm30{k7}{z}, xmm29, xmm28	 # AVX512{BW,VL}
	vpsubsb	xmm30, xmm29, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpsubsb	xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpsubsb	xmm30, xmm29, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpsubsb	xmm30, xmm29, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpsubsb	xmm30, xmm29, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpsubsb	xmm30, xmm29, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpsubsb	ymm30, ymm29, ymm28	 # AVX512{BW,VL}
	vpsubsb	ymm30{k7}, ymm29, ymm28	 # AVX512{BW,VL}
	vpsubsb	ymm30{k7}{z}, ymm29, ymm28	 # AVX512{BW,VL}
	vpsubsb	ymm30, ymm29, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpsubsb	ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpsubsb	ymm30, ymm29, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vpsubsb	ymm30, ymm29, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vpsubsb	ymm30, ymm29, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vpsubsb	ymm30, ymm29, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vpsubsw	xmm30, xmm29, xmm28	 # AVX512{BW,VL}
	vpsubsw	xmm30{k7}, xmm29, xmm28	 # AVX512{BW,VL}
	vpsubsw	xmm30{k7}{z}, xmm29, xmm28	 # AVX512{BW,VL}
	vpsubsw	xmm30, xmm29, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpsubsw	xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpsubsw	xmm30, xmm29, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpsubsw	xmm30, xmm29, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpsubsw	xmm30, xmm29, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpsubsw	xmm30, xmm29, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpsubsw	ymm30, ymm29, ymm28	 # AVX512{BW,VL}
	vpsubsw	ymm30{k7}, ymm29, ymm28	 # AVX512{BW,VL}
	vpsubsw	ymm30{k7}{z}, ymm29, ymm28	 # AVX512{BW,VL}
	vpsubsw	ymm30, ymm29, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpsubsw	ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpsubsw	ymm30, ymm29, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vpsubsw	ymm30, ymm29, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vpsubsw	ymm30, ymm29, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vpsubsw	ymm30, ymm29, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vpsubusb	xmm30, xmm29, xmm28	 # AVX512{BW,VL}
	vpsubusb	xmm30{k7}, xmm29, xmm28	 # AVX512{BW,VL}
	vpsubusb	xmm30{k7}{z}, xmm29, xmm28	 # AVX512{BW,VL}
	vpsubusb	xmm30, xmm29, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpsubusb	xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpsubusb	xmm30, xmm29, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpsubusb	xmm30, xmm29, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpsubusb	xmm30, xmm29, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpsubusb	xmm30, xmm29, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpsubusb	ymm30, ymm29, ymm28	 # AVX512{BW,VL}
	vpsubusb	ymm30{k7}, ymm29, ymm28	 # AVX512{BW,VL}
	vpsubusb	ymm30{k7}{z}, ymm29, ymm28	 # AVX512{BW,VL}
	vpsubusb	ymm30, ymm29, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpsubusb	ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpsubusb	ymm30, ymm29, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vpsubusb	ymm30, ymm29, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vpsubusb	ymm30, ymm29, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vpsubusb	ymm30, ymm29, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vpsubusw	xmm30, xmm29, xmm28	 # AVX512{BW,VL}
	vpsubusw	xmm30{k7}, xmm29, xmm28	 # AVX512{BW,VL}
	vpsubusw	xmm30{k7}{z}, xmm29, xmm28	 # AVX512{BW,VL}
	vpsubusw	xmm30, xmm29, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpsubusw	xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpsubusw	xmm30, xmm29, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpsubusw	xmm30, xmm29, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpsubusw	xmm30, xmm29, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpsubusw	xmm30, xmm29, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpsubusw	ymm30, ymm29, ymm28	 # AVX512{BW,VL}
	vpsubusw	ymm30{k7}, ymm29, ymm28	 # AVX512{BW,VL}
	vpsubusw	ymm30{k7}{z}, ymm29, ymm28	 # AVX512{BW,VL}
	vpsubusw	ymm30, ymm29, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpsubusw	ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpsubusw	ymm30, ymm29, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vpsubusw	ymm30, ymm29, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vpsubusw	ymm30, ymm29, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vpsubusw	ymm30, ymm29, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vpsubw	xmm30, xmm29, xmm28	 # AVX512{BW,VL}
	vpsubw	xmm30{k7}, xmm29, xmm28	 # AVX512{BW,VL}
	vpsubw	xmm30{k7}{z}, xmm29, xmm28	 # AVX512{BW,VL}
	vpsubw	xmm30, xmm29, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpsubw	xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpsubw	xmm30, xmm29, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpsubw	xmm30, xmm29, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpsubw	xmm30, xmm29, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpsubw	xmm30, xmm29, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpsubw	ymm30, ymm29, ymm28	 # AVX512{BW,VL}
	vpsubw	ymm30{k7}, ymm29, ymm28	 # AVX512{BW,VL}
	vpsubw	ymm30{k7}{z}, ymm29, ymm28	 # AVX512{BW,VL}
	vpsubw	ymm30, ymm29, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpsubw	ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpsubw	ymm30, ymm29, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vpsubw	ymm30, ymm29, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vpsubw	ymm30, ymm29, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vpsubw	ymm30, ymm29, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vpunpckhbw	xmm30, xmm29, xmm28	 # AVX512{BW,VL}
	vpunpckhbw	xmm30{k7}, xmm29, xmm28	 # AVX512{BW,VL}
	vpunpckhbw	xmm30{k7}{z}, xmm29, xmm28	 # AVX512{BW,VL}
	vpunpckhbw	xmm30, xmm29, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpunpckhbw	xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpunpckhbw	xmm30, xmm29, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpunpckhbw	xmm30, xmm29, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpunpckhbw	xmm30, xmm29, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpunpckhbw	xmm30, xmm29, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpunpckhbw	ymm30, ymm29, ymm28	 # AVX512{BW,VL}
	vpunpckhbw	ymm30{k7}, ymm29, ymm28	 # AVX512{BW,VL}
	vpunpckhbw	ymm30{k7}{z}, ymm29, ymm28	 # AVX512{BW,VL}
	vpunpckhbw	ymm30, ymm29, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpunpckhbw	ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpunpckhbw	ymm30, ymm29, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vpunpckhbw	ymm30, ymm29, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vpunpckhbw	ymm30, ymm29, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vpunpckhbw	ymm30, ymm29, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vpunpckhwd	xmm30, xmm29, xmm28	 # AVX512{BW,VL}
	vpunpckhwd	xmm30{k7}, xmm29, xmm28	 # AVX512{BW,VL}
	vpunpckhwd	xmm30{k7}{z}, xmm29, xmm28	 # AVX512{BW,VL}
	vpunpckhwd	xmm30, xmm29, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpunpckhwd	xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpunpckhwd	xmm30, xmm29, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpunpckhwd	xmm30, xmm29, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpunpckhwd	xmm30, xmm29, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpunpckhwd	xmm30, xmm29, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpunpckhwd	ymm30, ymm29, ymm28	 # AVX512{BW,VL}
	vpunpckhwd	ymm30{k7}, ymm29, ymm28	 # AVX512{BW,VL}
	vpunpckhwd	ymm30{k7}{z}, ymm29, ymm28	 # AVX512{BW,VL}
	vpunpckhwd	ymm30, ymm29, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpunpckhwd	ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpunpckhwd	ymm30, ymm29, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vpunpckhwd	ymm30, ymm29, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vpunpckhwd	ymm30, ymm29, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vpunpckhwd	ymm30, ymm29, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vpunpcklbw	xmm30, xmm29, xmm28	 # AVX512{BW,VL}
	vpunpcklbw	xmm30{k7}, xmm29, xmm28	 # AVX512{BW,VL}
	vpunpcklbw	xmm30{k7}{z}, xmm29, xmm28	 # AVX512{BW,VL}
	vpunpcklbw	xmm30, xmm29, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpunpcklbw	xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpunpcklbw	xmm30, xmm29, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpunpcklbw	xmm30, xmm29, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpunpcklbw	xmm30, xmm29, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpunpcklbw	xmm30, xmm29, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpunpcklbw	ymm30, ymm29, ymm28	 # AVX512{BW,VL}
	vpunpcklbw	ymm30{k7}, ymm29, ymm28	 # AVX512{BW,VL}
	vpunpcklbw	ymm30{k7}{z}, ymm29, ymm28	 # AVX512{BW,VL}
	vpunpcklbw	ymm30, ymm29, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpunpcklbw	ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpunpcklbw	ymm30, ymm29, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vpunpcklbw	ymm30, ymm29, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vpunpcklbw	ymm30, ymm29, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vpunpcklbw	ymm30, ymm29, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vpunpcklwd	xmm30, xmm29, xmm28	 # AVX512{BW,VL}
	vpunpcklwd	xmm30{k7}, xmm29, xmm28	 # AVX512{BW,VL}
	vpunpcklwd	xmm30{k7}{z}, xmm29, xmm28	 # AVX512{BW,VL}
	vpunpcklwd	xmm30, xmm29, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpunpcklwd	xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpunpcklwd	xmm30, xmm29, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpunpcklwd	xmm30, xmm29, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpunpcklwd	xmm30, xmm29, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpunpcklwd	xmm30, xmm29, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpunpcklwd	ymm30, ymm29, ymm28	 # AVX512{BW,VL}
	vpunpcklwd	ymm30{k7}, ymm29, ymm28	 # AVX512{BW,VL}
	vpunpcklwd	ymm30{k7}{z}, ymm29, ymm28	 # AVX512{BW,VL}
	vpunpcklwd	ymm30, ymm29, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpunpcklwd	ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpunpcklwd	ymm30, ymm29, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vpunpcklwd	ymm30, ymm29, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vpunpcklwd	ymm30, ymm29, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vpunpcklwd	ymm30, ymm29, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vpmovwb	xmm30, xmm29	 # AVX512{BW,VL}
	vpmovwb	xmm30{k7}, xmm29	 # AVX512{BW,VL}
	vpmovwb	xmm30{k7}{z}, xmm29	 # AVX512{BW,VL}
	vpmovwb	xmm30, ymm29	 # AVX512{BW,VL}
	vpmovwb	xmm30{k7}, ymm29	 # AVX512{BW,VL}
	vpmovwb	xmm30{k7}{z}, ymm29	 # AVX512{BW,VL}
	vpmovswb	xmm30, xmm29	 # AVX512{BW,VL}
	vpmovswb	xmm30{k7}, xmm29	 # AVX512{BW,VL}
	vpmovswb	xmm30{k7}{z}, xmm29	 # AVX512{BW,VL}
	vpmovswb	xmm30, ymm29	 # AVX512{BW,VL}
	vpmovswb	xmm30{k7}, ymm29	 # AVX512{BW,VL}
	vpmovswb	xmm30{k7}{z}, ymm29	 # AVX512{BW,VL}
	vpmovuswb	xmm30, xmm29	 # AVX512{BW,VL}
	vpmovuswb	xmm30{k7}, xmm29	 # AVX512{BW,VL}
	vpmovuswb	xmm30{k7}{z}, xmm29	 # AVX512{BW,VL}
	vpmovuswb	xmm30, ymm29	 # AVX512{BW,VL}
	vpmovuswb	xmm30{k7}, ymm29	 # AVX512{BW,VL}
	vpmovuswb	xmm30{k7}{z}, ymm29	 # AVX512{BW,VL}
	vdbpsadbw	xmm30, xmm29, xmm28, 0xab	 # AVX512{BW,VL}
	vdbpsadbw	xmm30{k7}, xmm29, xmm28, 0xab	 # AVX512{BW,VL}
	vdbpsadbw	xmm30{k7}{z}, xmm29, xmm28, 0xab	 # AVX512{BW,VL}
	vdbpsadbw	xmm30, xmm29, xmm28, 123	 # AVX512{BW,VL}
	vdbpsadbw	xmm30, xmm29, XMMWORD PTR [rcx], 123	 # AVX512{BW,VL}
	vdbpsadbw	xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234], 123	 # AVX512{BW,VL}
	vdbpsadbw	xmm30, xmm29, XMMWORD PTR [rdx+2032], 123	 # AVX512{BW,VL} Disp8
	vdbpsadbw	xmm30, xmm29, XMMWORD PTR [rdx+2048], 123	 # AVX512{BW,VL}
	vdbpsadbw	xmm30, xmm29, XMMWORD PTR [rdx-2048], 123	 # AVX512{BW,VL} Disp8
	vdbpsadbw	xmm30, xmm29, XMMWORD PTR [rdx-2064], 123	 # AVX512{BW,VL}
	vdbpsadbw	ymm30, ymm29, ymm28, 0xab	 # AVX512{BW,VL}
	vdbpsadbw	ymm30{k7}, ymm29, ymm28, 0xab	 # AVX512{BW,VL}
	vdbpsadbw	ymm30{k7}{z}, ymm29, ymm28, 0xab	 # AVX512{BW,VL}
	vdbpsadbw	ymm30, ymm29, ymm28, 123	 # AVX512{BW,VL}
	vdbpsadbw	ymm30, ymm29, YMMWORD PTR [rcx], 123	 # AVX512{BW,VL}
	vdbpsadbw	ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234], 123	 # AVX512{BW,VL}
	vdbpsadbw	ymm30, ymm29, YMMWORD PTR [rdx+4064], 123	 # AVX512{BW,VL} Disp8
	vdbpsadbw	ymm30, ymm29, YMMWORD PTR [rdx+4096], 123	 # AVX512{BW,VL}
	vdbpsadbw	ymm30, ymm29, YMMWORD PTR [rdx-4096], 123	 # AVX512{BW,VL} Disp8
	vdbpsadbw	ymm30, ymm29, YMMWORD PTR [rdx-4128], 123	 # AVX512{BW,VL}
	vpermw	xmm30, xmm29, xmm28	 # AVX512{BW,VL}
	vpermw	xmm30{k7}, xmm29, xmm28	 # AVX512{BW,VL}
	vpermw	xmm30{k7}{z}, xmm29, xmm28	 # AVX512{BW,VL}
	vpermw	xmm30, xmm29, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpermw	xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpermw	xmm30, xmm29, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpermw	xmm30, xmm29, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpermw	xmm30, xmm29, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpermw	xmm30, xmm29, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpermw	ymm30, ymm29, ymm28	 # AVX512{BW,VL}
	vpermw	ymm30{k7}, ymm29, ymm28	 # AVX512{BW,VL}
	vpermw	ymm30{k7}{z}, ymm29, ymm28	 # AVX512{BW,VL}
	vpermw	ymm30, ymm29, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpermw	ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpermw	ymm30, ymm29, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vpermw	ymm30, ymm29, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vpermw	ymm30, ymm29, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vpermw	ymm30, ymm29, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vpermt2w	xmm30, xmm29, xmm28	 # AVX512{BW,VL}
	vpermt2w	xmm30{k7}, xmm29, xmm28	 # AVX512{BW,VL}
	vpermt2w	xmm30{k7}{z}, xmm29, xmm28	 # AVX512{BW,VL}
	vpermt2w	xmm30, xmm29, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpermt2w	xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpermt2w	xmm30, xmm29, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpermt2w	xmm30, xmm29, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpermt2w	xmm30, xmm29, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpermt2w	xmm30, xmm29, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpermt2w	ymm30, ymm29, ymm28	 # AVX512{BW,VL}
	vpermt2w	ymm30{k7}, ymm29, ymm28	 # AVX512{BW,VL}
	vpermt2w	ymm30{k7}{z}, ymm29, ymm28	 # AVX512{BW,VL}
	vpermt2w	ymm30, ymm29, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpermt2w	ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpermt2w	ymm30, ymm29, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vpermt2w	ymm30, ymm29, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vpermt2w	ymm30, ymm29, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vpermt2w	ymm30, ymm29, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vpslldq	xmm30, xmm29, 0xab	 # AVX512{BW,VL}
	vpslldq	xmm30, xmm29, 123	 # AVX512{BW,VL}
	vpslldq	xmm30, XMMWORD PTR [rcx], 123	 # AVX512{BW,VL}
	vpslldq	xmm30, XMMWORD PTR [rax+r14*8+0x1234], 123	 # AVX512{BW,VL}
	vpslldq	xmm30, XMMWORD PTR [rdx+2032], 123	 # AVX512{BW,VL} Disp8
	vpslldq	xmm30, XMMWORD PTR [rdx+2048], 123	 # AVX512{BW,VL}
	vpslldq	xmm30, XMMWORD PTR [rdx-2048], 123	 # AVX512{BW,VL} Disp8
	vpslldq	xmm30, XMMWORD PTR [rdx-2064], 123	 # AVX512{BW,VL}
	vpslldq	ymm30, ymm29, 0xab	 # AVX512{BW,VL}
	vpslldq	ymm30, ymm29, 123	 # AVX512{BW,VL}
	vpslldq	ymm30, YMMWORD PTR [rcx], 123	 # AVX512{BW,VL}
	vpslldq	ymm30, YMMWORD PTR [rax+r14*8+0x1234], 123	 # AVX512{BW,VL}
	vpslldq	ymm30, YMMWORD PTR [rdx+4064], 123	 # AVX512{BW,VL} Disp8
	vpslldq	ymm30, YMMWORD PTR [rdx+4096], 123	 # AVX512{BW,VL}
	vpslldq	ymm30, YMMWORD PTR [rdx-4096], 123	 # AVX512{BW,VL} Disp8
	vpslldq	ymm30, YMMWORD PTR [rdx-4128], 123	 # AVX512{BW,VL}
	vpsllw	xmm30, xmm29, 0xab	 # AVX512{BW,VL}
	vpsllw	xmm30{k7}, xmm29, 0xab	 # AVX512{BW,VL}
	vpsllw	xmm30{k7}{z}, xmm29, 0xab	 # AVX512{BW,VL}
	vpsllw	xmm30, xmm29, 123	 # AVX512{BW,VL}
	vpsllw	xmm30, XMMWORD PTR [rcx], 123	 # AVX512{BW,VL}
	vpsllw	xmm30, XMMWORD PTR [rax+r14*8+0x1234], 123	 # AVX512{BW,VL}
	vpsllw	xmm30, XMMWORD PTR [rdx+2032], 123	 # AVX512{BW,VL} Disp8
	vpsllw	xmm30, XMMWORD PTR [rdx+2048], 123	 # AVX512{BW,VL}
	vpsllw	xmm30, XMMWORD PTR [rdx-2048], 123	 # AVX512{BW,VL} Disp8
	vpsllw	xmm30, XMMWORD PTR [rdx-2064], 123	 # AVX512{BW,VL}
	vpsllw	ymm30, ymm29, 0xab	 # AVX512{BW,VL}
	vpsllw	ymm30{k7}, ymm29, 0xab	 # AVX512{BW,VL}
	vpsllw	ymm30{k7}{z}, ymm29, 0xab	 # AVX512{BW,VL}
	vpsllw	ymm30, ymm29, 123	 # AVX512{BW,VL}
	vpsllw	ymm30, YMMWORD PTR [rcx], 123	 # AVX512{BW,VL}
	vpsllw	ymm30, YMMWORD PTR [rax+r14*8+0x1234], 123	 # AVX512{BW,VL}
	vpsllw	ymm30, YMMWORD PTR [rdx+4064], 123	 # AVX512{BW,VL} Disp8
	vpsllw	ymm30, YMMWORD PTR [rdx+4096], 123	 # AVX512{BW,VL}
	vpsllw	ymm30, YMMWORD PTR [rdx-4096], 123	 # AVX512{BW,VL} Disp8
	vpsllw	ymm30, YMMWORD PTR [rdx-4128], 123	 # AVX512{BW,VL}
	vpsllvw	xmm30, xmm29, xmm28	 # AVX512{BW,VL}
	vpsllvw	xmm30{k7}, xmm29, xmm28	 # AVX512{BW,VL}
	vpsllvw	xmm30{k7}{z}, xmm29, xmm28	 # AVX512{BW,VL}
	vpsllvw	xmm30, xmm29, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpsllvw	xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpsllvw	xmm30, xmm29, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpsllvw	xmm30, xmm29, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpsllvw	xmm30, xmm29, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpsllvw	xmm30, xmm29, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpsllvw	ymm30, ymm29, ymm28	 # AVX512{BW,VL}
	vpsllvw	ymm30{k7}, ymm29, ymm28	 # AVX512{BW,VL}
	vpsllvw	ymm30{k7}{z}, ymm29, ymm28	 # AVX512{BW,VL}
	vpsllvw	ymm30, ymm29, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpsllvw	ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpsllvw	ymm30, ymm29, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vpsllvw	ymm30, ymm29, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vpsllvw	ymm30, ymm29, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vpsllvw	ymm30, ymm29, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vmovdqu8	xmm30, xmm29	 # AVX512{BW,VL}
	vmovdqu8	xmm30{k7}, xmm29	 # AVX512{BW,VL}
	vmovdqu8	xmm30{k7}{z}, xmm29	 # AVX512{BW,VL}
	vmovdqu8	xmm30, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vmovdqu8	xmm30, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vmovdqu8	xmm30, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vmovdqu8	xmm30, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vmovdqu8	xmm30, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vmovdqu8	xmm30, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vmovdqu8	ymm30, ymm29	 # AVX512{BW,VL}
	vmovdqu8	ymm30{k7}, ymm29	 # AVX512{BW,VL}
	vmovdqu8	ymm30{k7}{z}, ymm29	 # AVX512{BW,VL}
	vmovdqu8	ymm30, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vmovdqu8	ymm30, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vmovdqu8	ymm30, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vmovdqu8	ymm30, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vmovdqu8	ymm30, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vmovdqu8	ymm30, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vmovdqu16	xmm30, xmm29	 # AVX512{BW,VL}
	vmovdqu16	xmm30{k7}, xmm29	 # AVX512{BW,VL}
	vmovdqu16	xmm30{k7}{z}, xmm29	 # AVX512{BW,VL}
	vmovdqu16	xmm30, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vmovdqu16	xmm30, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vmovdqu16	xmm30, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vmovdqu16	xmm30, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vmovdqu16	xmm30, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vmovdqu16	xmm30, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vmovdqu16	ymm30, ymm29	 # AVX512{BW,VL}
	vmovdqu16	ymm30{k7}, ymm29	 # AVX512{BW,VL}
	vmovdqu16	ymm30{k7}{z}, ymm29	 # AVX512{BW,VL}
	vmovdqu16	ymm30, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vmovdqu16	ymm30, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vmovdqu16	ymm30, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vmovdqu16	ymm30, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vmovdqu16	ymm30, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vmovdqu16	ymm30, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vpmovwb	QWORD PTR [rcx], xmm30	 # AVX512{BW,VL}
	vpmovwb	QWORD PTR [rcx]{k7}, xmm30	 # AVX512{BW,VL}
	vpmovwb	QWORD PTR [rax+r14*8+0x1234], xmm30	 # AVX512{BW,VL}
	vpmovwb	QWORD PTR [rdx+1016], xmm30	 # AVX512{BW,VL} Disp8
	vpmovwb	QWORD PTR [rdx+1024], xmm30	 # AVX512{BW,VL}
	vpmovwb	QWORD PTR [rdx-1024], xmm30	 # AVX512{BW,VL} Disp8
	vpmovwb	QWORD PTR [rdx-1032], xmm30	 # AVX512{BW,VL}
	vpmovwb	XMMWORD PTR [rcx], ymm30	 # AVX512{BW,VL}
	vpmovwb	XMMWORD PTR [rcx]{k7}, ymm30	 # AVX512{BW,VL}
	vpmovwb	XMMWORD PTR [rax+r14*8+0x1234], ymm30	 # AVX512{BW,VL}
	vpmovwb	XMMWORD PTR [rdx+2032], ymm30	 # AVX512{BW,VL} Disp8
	vpmovwb	XMMWORD PTR [rdx+2048], ymm30	 # AVX512{BW,VL}
	vpmovwb	XMMWORD PTR [rdx-2048], ymm30	 # AVX512{BW,VL} Disp8
	vpmovwb	XMMWORD PTR [rdx-2064], ymm30	 # AVX512{BW,VL}
	vpmovswb	QWORD PTR [rcx], xmm30	 # AVX512{BW,VL}
	vpmovswb	QWORD PTR [rcx]{k7}, xmm30	 # AVX512{BW,VL}
	vpmovswb	QWORD PTR [rax+r14*8+0x1234], xmm30	 # AVX512{BW,VL}
	vpmovswb	QWORD PTR [rdx+1016], xmm30	 # AVX512{BW,VL} Disp8
	vpmovswb	QWORD PTR [rdx+1024], xmm30	 # AVX512{BW,VL}
	vpmovswb	QWORD PTR [rdx-1024], xmm30	 # AVX512{BW,VL} Disp8
	vpmovswb	QWORD PTR [rdx-1032], xmm30	 # AVX512{BW,VL}
	vpmovswb	XMMWORD PTR [rcx], ymm30	 # AVX512{BW,VL}
	vpmovswb	XMMWORD PTR [rcx]{k7}, ymm30	 # AVX512{BW,VL}
	vpmovswb	XMMWORD PTR [rax+r14*8+0x1234], ymm30	 # AVX512{BW,VL}
	vpmovswb	XMMWORD PTR [rdx+2032], ymm30	 # AVX512{BW,VL} Disp8
	vpmovswb	XMMWORD PTR [rdx+2048], ymm30	 # AVX512{BW,VL}
	vpmovswb	XMMWORD PTR [rdx-2048], ymm30	 # AVX512{BW,VL} Disp8
	vpmovswb	XMMWORD PTR [rdx-2064], ymm30	 # AVX512{BW,VL}
	vpmovuswb	QWORD PTR [rcx], xmm30	 # AVX512{BW,VL}
	vpmovuswb	QWORD PTR [rcx]{k7}, xmm30	 # AVX512{BW,VL}
	vpmovuswb	QWORD PTR [rax+r14*8+0x1234], xmm30	 # AVX512{BW,VL}
	vpmovuswb	QWORD PTR [rdx+1016], xmm30	 # AVX512{BW,VL} Disp8
	vpmovuswb	QWORD PTR [rdx+1024], xmm30	 # AVX512{BW,VL}
	vpmovuswb	QWORD PTR [rdx-1024], xmm30	 # AVX512{BW,VL} Disp8
	vpmovuswb	QWORD PTR [rdx-1032], xmm30	 # AVX512{BW,VL}
	vpmovuswb	XMMWORD PTR [rcx], ymm30	 # AVX512{BW,VL}
	vpmovuswb	XMMWORD PTR [rcx]{k7}, ymm30	 # AVX512{BW,VL}
	vpmovuswb	XMMWORD PTR [rax+r14*8+0x1234], ymm30	 # AVX512{BW,VL}
	vpmovuswb	XMMWORD PTR [rdx+2032], ymm30	 # AVX512{BW,VL} Disp8
	vpmovuswb	XMMWORD PTR [rdx+2048], ymm30	 # AVX512{BW,VL}
	vpmovuswb	XMMWORD PTR [rdx-2048], ymm30	 # AVX512{BW,VL} Disp8
	vpmovuswb	XMMWORD PTR [rdx-2064], ymm30	 # AVX512{BW,VL}
	vmovdqu8	XMMWORD PTR [rcx], xmm30	 # AVX512{BW,VL}
	vmovdqu8	XMMWORD PTR [rcx]{k7}, xmm30	 # AVX512{BW,VL}
	vmovdqu8	XMMWORD PTR [rax+r14*8+0x1234], xmm30	 # AVX512{BW,VL}
	vmovdqu8	XMMWORD PTR [rdx+2032], xmm30	 # AVX512{BW,VL} Disp8
	vmovdqu8	XMMWORD PTR [rdx+2048], xmm30	 # AVX512{BW,VL}
	vmovdqu8	XMMWORD PTR [rdx-2048], xmm30	 # AVX512{BW,VL} Disp8
	vmovdqu8	XMMWORD PTR [rdx-2064], xmm30	 # AVX512{BW,VL}
	vmovdqu8	YMMWORD PTR [rcx], ymm30	 # AVX512{BW,VL}
	vmovdqu8	YMMWORD PTR [rcx]{k7}, ymm30	 # AVX512{BW,VL}
	vmovdqu8	YMMWORD PTR [rax+r14*8+0x1234], ymm30	 # AVX512{BW,VL}
	vmovdqu8	YMMWORD PTR [rdx+4064], ymm30	 # AVX512{BW,VL} Disp8
	vmovdqu8	YMMWORD PTR [rdx+4096], ymm30	 # AVX512{BW,VL}
	vmovdqu8	YMMWORD PTR [rdx-4096], ymm30	 # AVX512{BW,VL} Disp8
	vmovdqu8	YMMWORD PTR [rdx-4128], ymm30	 # AVX512{BW,VL}
	vmovdqu16	XMMWORD PTR [rcx], xmm30	 # AVX512{BW,VL}
	vmovdqu16	XMMWORD PTR [rcx]{k7}, xmm30	 # AVX512{BW,VL}
	vmovdqu16	XMMWORD PTR [rax+r14*8+0x1234], xmm30	 # AVX512{BW,VL}
	vmovdqu16	XMMWORD PTR [rdx+2032], xmm30	 # AVX512{BW,VL} Disp8
	vmovdqu16	XMMWORD PTR [rdx+2048], xmm30	 # AVX512{BW,VL}
	vmovdqu16	XMMWORD PTR [rdx-2048], xmm30	 # AVX512{BW,VL} Disp8
	vmovdqu16	XMMWORD PTR [rdx-2064], xmm30	 # AVX512{BW,VL}
	vmovdqu16	YMMWORD PTR [rcx], ymm30	 # AVX512{BW,VL}
	vmovdqu16	YMMWORD PTR [rcx]{k7}, ymm30	 # AVX512{BW,VL}
	vmovdqu16	YMMWORD PTR [rax+r14*8+0x1234], ymm30	 # AVX512{BW,VL}
	vmovdqu16	YMMWORD PTR [rdx+4064], ymm30	 # AVX512{BW,VL} Disp8
	vmovdqu16	YMMWORD PTR [rdx+4096], ymm30	 # AVX512{BW,VL}
	vmovdqu16	YMMWORD PTR [rdx-4096], ymm30	 # AVX512{BW,VL} Disp8
	vmovdqu16	YMMWORD PTR [rdx-4128], ymm30	 # AVX512{BW,VL}
	vpermi2w	xmm30, xmm29, xmm28	 # AVX512{BW,VL}
	vpermi2w	xmm30{k7}, xmm29, xmm28	 # AVX512{BW,VL}
	vpermi2w	xmm30{k7}{z}, xmm29, xmm28	 # AVX512{BW,VL}
	vpermi2w	xmm30, xmm29, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpermi2w	xmm30, xmm29, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpermi2w	xmm30, xmm29, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vpermi2w	xmm30, xmm29, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vpermi2w	xmm30, xmm29, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vpermi2w	xmm30, xmm29, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vpermi2w	ymm30, ymm29, ymm28	 # AVX512{BW,VL}
	vpermi2w	ymm30{k7}, ymm29, ymm28	 # AVX512{BW,VL}
	vpermi2w	ymm30{k7}{z}, ymm29, ymm28	 # AVX512{BW,VL}
	vpermi2w	ymm30, ymm29, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vpermi2w	ymm30, ymm29, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vpermi2w	ymm30, ymm29, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vpermi2w	ymm30, ymm29, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vpermi2w	ymm30, ymm29, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vpermi2w	ymm30, ymm29, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vptestmb	k5, xmm30, xmm29	 # AVX512{BW,VL}
	vptestmb	k5{k7}, xmm30, xmm29	 # AVX512{BW,VL}
	vptestmb	k5, xmm30, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vptestmb	k5, xmm30, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vptestmb	k5, xmm30, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vptestmb	k5, xmm30, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vptestmb	k5, xmm30, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vptestmb	k5, xmm30, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vptestmb	k5, ymm30, ymm29	 # AVX512{BW,VL}
	vptestmb	k5{k7}, ymm30, ymm29	 # AVX512{BW,VL}
	vptestmb	k5, ymm30, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vptestmb	k5, ymm30, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vptestmb	k5, ymm30, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vptestmb	k5, ymm30, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vptestmb	k5, ymm30, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vptestmb	k5, ymm30, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vptestmw	k5, xmm30, xmm29	 # AVX512{BW,VL}
	vptestmw	k5{k7}, xmm30, xmm29	 # AVX512{BW,VL}
	vptestmw	k5, xmm30, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vptestmw	k5, xmm30, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vptestmw	k5, xmm30, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vptestmw	k5, xmm30, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vptestmw	k5, xmm30, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vptestmw	k5, xmm30, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vptestmw	k5, ymm30, ymm29	 # AVX512{BW,VL}
	vptestmw	k5{k7}, ymm30, ymm29	 # AVX512{BW,VL}
	vptestmw	k5, ymm30, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vptestmw	k5, ymm30, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vptestmw	k5, ymm30, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vptestmw	k5, ymm30, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vptestmw	k5, ymm30, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vptestmw	k5, ymm30, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vpmovb2m	k5, xmm30	 # AVX512{BW,VL}
	vpmovb2m	k5, ymm30	 # AVX512{BW,VL}
	vpmovw2m	k5, xmm30	 # AVX512{BW,VL}
	vpmovw2m	k5, ymm30	 # AVX512{BW,VL}
	vpmovm2b	xmm30, k5	 # AVX512{BW,VL}
	vpmovm2b	ymm30, k5	 # AVX512{BW,VL}
	vpmovm2w	xmm30, k5	 # AVX512{BW,VL}
	vpmovm2w	ymm30, k5	 # AVX512{BW,VL}
	vptestnmb	k5, xmm29, xmm28	 # AVX512{BW,VL}
	vptestnmb	k5{k7}, xmm29, xmm28	 # AVX512{BW,VL}
	vptestnmb	k5, xmm29, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vptestnmb	k5, xmm29, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vptestnmb	k5, xmm29, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vptestnmb	k5, xmm29, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vptestnmb	k5, xmm29, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vptestnmb	k5, xmm29, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vptestnmb	k5, ymm29, ymm28	 # AVX512{BW,VL}
	vptestnmb	k5{k7}, ymm29, ymm28	 # AVX512{BW,VL}
	vptestnmb	k5, ymm29, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vptestnmb	k5, ymm29, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vptestnmb	k5, ymm29, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vptestnmb	k5, ymm29, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vptestnmb	k5, ymm29, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vptestnmb	k5, ymm29, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vptestnmw	k5, xmm29, xmm28	 # AVX512{BW,VL}
	vptestnmw	k5{k7}, xmm29, xmm28	 # AVX512{BW,VL}
	vptestnmw	k5, xmm29, XMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vptestnmw	k5, xmm29, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vptestnmw	k5, xmm29, XMMWORD PTR [rdx+2032]	 # AVX512{BW,VL} Disp8
	vptestnmw	k5, xmm29, XMMWORD PTR [rdx+2048]	 # AVX512{BW,VL}
	vptestnmw	k5, xmm29, XMMWORD PTR [rdx-2048]	 # AVX512{BW,VL} Disp8
	vptestnmw	k5, xmm29, XMMWORD PTR [rdx-2064]	 # AVX512{BW,VL}
	vptestnmw	k5, ymm29, ymm28	 # AVX512{BW,VL}
	vptestnmw	k5{k7}, ymm29, ymm28	 # AVX512{BW,VL}
	vptestnmw	k5, ymm29, YMMWORD PTR [rcx]	 # AVX512{BW,VL}
	vptestnmw	k5, ymm29, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{BW,VL}
	vptestnmw	k5, ymm29, YMMWORD PTR [rdx+4064]	 # AVX512{BW,VL} Disp8
	vptestnmw	k5, ymm29, YMMWORD PTR [rdx+4096]	 # AVX512{BW,VL}
	vptestnmw	k5, ymm29, YMMWORD PTR [rdx-4096]	 # AVX512{BW,VL} Disp8
	vptestnmw	k5, ymm29, YMMWORD PTR [rdx-4128]	 # AVX512{BW,VL}
	vpcmpb	k5, xmm30, xmm29, 0xab	 # AVX512{BW,VL}
	vpcmpb	k5{k7}, xmm30, xmm29, 0xab	 # AVX512{BW,VL}
	vpcmpb	k5, xmm30, xmm29, 123	 # AVX512{BW,VL}
	vpcmpb	k5, xmm30, XMMWORD PTR [rcx], 123	 # AVX512{BW,VL}
	vpcmpb	k5, xmm30, XMMWORD PTR [rax+r14*8+0x1234], 123	 # AVX512{BW,VL}
	vpcmpb	k5, xmm30, XMMWORD PTR [rdx+2032], 123	 # AVX512{BW,VL} Disp8
	vpcmpb	k5, xmm30, XMMWORD PTR [rdx+2048], 123	 # AVX512{BW,VL}
	vpcmpb	k5, xmm30, XMMWORD PTR [rdx-2048], 123	 # AVX512{BW,VL} Disp8
	vpcmpb	k5, xmm30, XMMWORD PTR [rdx-2064], 123	 # AVX512{BW,VL}
	vpcmpb	k5, ymm30, ymm29, 0xab	 # AVX512{BW,VL}
	vpcmpb	k5{k7}, ymm30, ymm29, 0xab	 # AVX512{BW,VL}
	vpcmpb	k5, ymm30, ymm29, 123	 # AVX512{BW,VL}
	vpcmpb	k5, ymm30, YMMWORD PTR [rcx], 123	 # AVX512{BW,VL}
	vpcmpb	k5, ymm30, YMMWORD PTR [rax+r14*8+0x1234], 123	 # AVX512{BW,VL}
	vpcmpb	k5, ymm30, YMMWORD PTR [rdx+4064], 123	 # AVX512{BW,VL} Disp8
	vpcmpb	k5, ymm30, YMMWORD PTR [rdx+4096], 123	 # AVX512{BW,VL}
	vpcmpb	k5, ymm30, YMMWORD PTR [rdx-4096], 123	 # AVX512{BW,VL} Disp8
	vpcmpb	k5, ymm30, YMMWORD PTR [rdx-4128], 123	 # AVX512{BW,VL}
	vpcmpw	k5, xmm30, xmm29, 0xab	 # AVX512{BW,VL}
	vpcmpw	k5{k7}, xmm30, xmm29, 0xab	 # AVX512{BW,VL}
	vpcmpw	k5, xmm30, xmm29, 123	 # AVX512{BW,VL}
	vpcmpw	k5, xmm30, XMMWORD PTR [rcx], 123	 # AVX512{BW,VL}
	vpcmpw	k5, xmm30, XMMWORD PTR [rax+r14*8+0x1234], 123	 # AVX512{BW,VL}
	vpcmpw	k5, xmm30, XMMWORD PTR [rdx+2032], 123	 # AVX512{BW,VL} Disp8
	vpcmpw	k5, xmm30, XMMWORD PTR [rdx+2048], 123	 # AVX512{BW,VL}
	vpcmpw	k5, xmm30, XMMWORD PTR [rdx-2048], 123	 # AVX512{BW,VL} Disp8
	vpcmpw	k5, xmm30, XMMWORD PTR [rdx-2064], 123	 # AVX512{BW,VL}
	vpcmpw	k5, ymm30, ymm29, 0xab	 # AVX512{BW,VL}
	vpcmpw	k5{k7}, ymm30, ymm29, 0xab	 # AVX512{BW,VL}
	vpcmpw	k5, ymm30, ymm29, 123	 # AVX512{BW,VL}
	vpcmpw	k5, ymm30, YMMWORD PTR [rcx], 123	 # AVX512{BW,VL}
	vpcmpw	k5, ymm30, YMMWORD PTR [rax+r14*8+0x1234], 123	 # AVX512{BW,VL}
	vpcmpw	k5, ymm30, YMMWORD PTR [rdx+4064], 123	 # AVX512{BW,VL} Disp8
	vpcmpw	k5, ymm30, YMMWORD PTR [rdx+4096], 123	 # AVX512{BW,VL}
	vpcmpw	k5, ymm30, YMMWORD PTR [rdx-4096], 123	 # AVX512{BW,VL} Disp8
	vpcmpw	k5, ymm30, YMMWORD PTR [rdx-4128], 123	 # AVX512{BW,VL}
	vpcmpub	k5, xmm30, xmm29, 0xab	 # AVX512{BW,VL}
	vpcmpub	k5{k7}, xmm30, xmm29, 0xab	 # AVX512{BW,VL}
	vpcmpub	k5, xmm30, xmm29, 123	 # AVX512{BW,VL}
	vpcmpub	k5, xmm30, XMMWORD PTR [rcx], 123	 # AVX512{BW,VL}
	vpcmpub	k5, xmm30, XMMWORD PTR [rax+r14*8+0x1234], 123	 # AVX512{BW,VL}
	vpcmpub	k5, xmm30, XMMWORD PTR [rdx+2032], 123	 # AVX512{BW,VL} Disp8
	vpcmpub	k5, xmm30, XMMWORD PTR [rdx+2048], 123	 # AVX512{BW,VL}
	vpcmpub	k5, xmm30, XMMWORD PTR [rdx-2048], 123	 # AVX512{BW,VL} Disp8
	vpcmpub	k5, xmm30, XMMWORD PTR [rdx-2064], 123	 # AVX512{BW,VL}
	vpcmpub	k5, ymm30, ymm29, 0xab	 # AVX512{BW,VL}
	vpcmpub	k5{k7}, ymm30, ymm29, 0xab	 # AVX512{BW,VL}
	vpcmpub	k5, ymm30, ymm29, 123	 # AVX512{BW,VL}
	vpcmpub	k5, ymm30, YMMWORD PTR [rcx], 123	 # AVX512{BW,VL}
	vpcmpub	k5, ymm30, YMMWORD PTR [rax+r14*8+0x1234], 123	 # AVX512{BW,VL}
	vpcmpub	k5, ymm30, YMMWORD PTR [rdx+4064], 123	 # AVX512{BW,VL} Disp8
	vpcmpub	k5, ymm30, YMMWORD PTR [rdx+4096], 123	 # AVX512{BW,VL}
	vpcmpub	k5, ymm30, YMMWORD PTR [rdx-4096], 123	 # AVX512{BW,VL} Disp8
	vpcmpub	k5, ymm30, YMMWORD PTR [rdx-4128], 123	 # AVX512{BW,VL}
	vpcmpuw	k5, xmm30, xmm29, 0xab	 # AVX512{BW,VL}
	vpcmpuw	k5{k7}, xmm30, xmm29, 0xab	 # AVX512{BW,VL}
	vpcmpuw	k5, xmm30, xmm29, 123	 # AVX512{BW,VL}
	vpcmpuw	k5, xmm30, XMMWORD PTR [rcx], 123	 # AVX512{BW,VL}
	vpcmpuw	k5, xmm30, XMMWORD PTR [rax+r14*8+0x1234], 123	 # AVX512{BW,VL}
	vpcmpuw	k5, xmm30, XMMWORD PTR [rdx+2032], 123	 # AVX512{BW,VL} Disp8
	vpcmpuw	k5, xmm30, XMMWORD PTR [rdx+2048], 123	 # AVX512{BW,VL}
	vpcmpuw	k5, xmm30, XMMWORD PTR [rdx-2048], 123	 # AVX512{BW,VL} Disp8
	vpcmpuw	k5, xmm30, XMMWORD PTR [rdx-2064], 123	 # AVX512{BW,VL}
	vpcmpuw	k5, ymm30, ymm29, 0xab	 # AVX512{BW,VL}
	vpcmpuw	k5{k7}, ymm30, ymm29, 0xab	 # AVX512{BW,VL}
	vpcmpuw	k5, ymm30, ymm29, 123	 # AVX512{BW,VL}
	vpcmpuw	k5, ymm30, YMMWORD PTR [rcx], 123	 # AVX512{BW,VL}
	vpcmpuw	k5, ymm30, YMMWORD PTR [rax+r14*8+0x1234], 123	 # AVX512{BW,VL}
	vpcmpuw	k5, ymm30, YMMWORD PTR [rdx+4064], 123	 # AVX512{BW,VL} Disp8
	vpcmpuw	k5, ymm30, YMMWORD PTR [rdx+4096], 123	 # AVX512{BW,VL}
	vpcmpuw	k5, ymm30, YMMWORD PTR [rdx-4096], 123	 # AVX512{BW,VL} Disp8
	vpcmpuw	k5, ymm30, YMMWORD PTR [rdx-4128], 123	 # AVX512{BW,VL}