File: load_store_32.s

package info (click to toggle)
binutils-avr 2.26.20160125+Atmel3.6.2-2
  • links: PTS, VCS
  • area: main
  • in suites: bullseye, sid
  • size: 365,552 kB
  • sloc: ansic: 2,480,046; asm: 892,807; exp: 188,218; cpp: 133,829; makefile: 63,886; sh: 32,212; yacc: 26,783; lisp: 16,709; xml: 7,490; perl: 6,449; python: 4,555; ada: 4,318; pascal: 3,174; lex: 2,250; cs: 879; sed: 334; f90: 298; awk: 168; objc: 134; java: 73; fortran: 43
file content (71 lines) | stat: -rw-r--r-- 1,491 bytes parent folder | download | duplicates (27)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
/*
 * tests for load/store instruction relaxation
 *
 * Author: libin
 */

.include "relaxation_macro.h"

.macro _ls_op_pattern insn
.balign 2
  insn_32 "\insn r0,  [r0,0]"
  insn_32 "\insn r15, [r0,0]"
  insn_32 "\insn r0,  [r7,0]"
  insn_32 "\insn r15, [r7,0]"
/* NOTE: offset MUST be word aligned */
  insn_32 "\insn r0,  [r0,124]"
  insn_32 "\insn r15, [r0,124]"
  insn_32 "\insn r0,  [r7,124]"
  insn_32 "\insn r15, [r7,124]"

  tran_16_32 "\insn! r0,[r0,124]", "\insn r0,[r0,124]"

  /* shouldn't alter */
  insn_32 "\insn r16, [r0, 0]"
  insn_32 "\insn r0,  [r8, 124]"
  insn_32 "\insn r16, [r8, 124]"
  insn_32 "\insn r0,  [r7, -1]"
  insn_32 "\insn r0,  [r7, 128]"
.endm

.text
/* lw/sw rD,[rA,SImm15] -> lw!/sw! rD,[rA,Imm5] */
_ls_op_pattern "lw"
_ls_op_pattern "sw"

/* ldi rD,SImm16 -> ldiu! rD,Imm6 */
.balign 2
insn_32 "ldi r0,  0"
insn_32 "ldi r15, 0"
insn_32 "ldi r0,  31"
insn_32 "ldi r15, 31"

tran_16_32 "ldiu! r0, 0", "ldi r0, 0"

/* shouldn't alter */
insn_32 "ldi r16, 0"
insn_32 "ldi r0,  -1"
insn_32 "ldi r0,  32"
insn_32 "ldi r16, 32"

/*
 * lw rD,[rA]+,SImm12 -> pop! rD
 *
 * r0: stack pointer(sp)
 */
insn_32 "lw r2,   [r0]+, 4"
insn_32 "lw r15,  [r0]+, 4"

/* shouldn't alter */
insn_32 "lw r16, [r0]+, 4"
insn_32 "lw r4,  [r2]+, 4"
insn_32 "lw r4,  [r0]+, -4"

/* sw rD,[rA,SImm12]+ -> push! rD */
insn_32 "sw r2,  [r0, -4]+"
insn_32 "sw r15, [r0, -4]+"

/* shouldn't alter */
insn_32 "sw r16, [r0, -4]+"
insn_32 "sw r4,  [r2, -4]+"
insn_32 "sw r4,  [r0, 4]+"