File: presw.s

package info (click to toggle)
binutils-avr 2.26.20160125+Atmel3.6.2-2
  • links: PTS, VCS
  • area: main
  • in suites: bullseye, sid
  • size: 365,552 kB
  • sloc: ansic: 2,480,046; asm: 892,807; exp: 188,218; cpp: 133,829; makefile: 63,886; sh: 32,212; yacc: 26,783; lisp: 16,709; xml: 7,490; perl: 6,449; python: 4,555; ada: 4,318; pascal: 3,174; lex: 2,250; cs: 879; sed: 334; f90: 298; awk: 168; objc: 134; java: 73; fortran: 43
file content (54 lines) | stat: -rw-r--r-- 1,133 bytes parent folder | download | duplicates (28)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
/*
 * test relax
 * pre sw <-> push! : offset == -4
 * syntax:	
   sw rD, [rA, simm12]+ : rD and rA can be 0-31
   push! rD, [rAg0] : rAg0 must be in 0-7, rD can be 0-31

 * Author: ligang
 */

/* This macro transform 32b instruction to 16b. */
.macro tran3216 insn32, insn16
.align 4

  \insn32 r0, [r2, -4]+     #32b -> 16b
  \insn16 r0, [r2]

  \insn32 r23, [r7, -4]+    #32b -> 16b
  \insn16 r23, [r7]

  \insn32 r15, [r0, -4]+    #32b -> 16b
  \insn16 r15, [r0]

  \insn16 r15, [r7]
  \insn32 r15, [r7, -4]+    #32b -> 16b
	
  \insn32 r25, [r3, -4]+    #32b -> 16b
  \insn32 r25, [r3, -4]+    #32b -> 16b

  \insn32 r24, [r13, -4]+   #No transform
  \insn32 r23, [r7, -5]+    #No transform

.endm

/* This macro transform 16b instruction to 32b. */
.macro tran1632 insn32, insn16
.align 4

  \insn16 r0, [r7]         #16b -> 32b
  \insn32 r25, [r13, -4]+

  \insn16 r25, [r0]        #16b -> 32b
  \insn32 r18, [r23, -4]+

  \insn16 r6, [r3]         #No transform
  \insn16 r6, [r3]         #No transform

  \insn16 r3, [r7]         #No transform
  \insn32 r3, [r7, -4]+

.endm

  tran3216 "sw", "push!"
  tran1632 "sw", "push!"