1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
|
/*
section .data.1 fits in .raml
sections .data.2 .data.3 fit in .ramu
section .data.4 fits in .ramz
*/
MEMORY
{
RAML (rwx) : ORIGIN = 0x1FFF0000, LENGTH = 0x00014
RAMU (rwx) : ORIGIN = 0x20000000, LENGTH = 0x00040
RAMZ (rwx) : ORIGIN = 0x20040000, LENGTH = 0x00040
}
SECTIONS
{
/* Ignore this target specific info in output comparison. */
/DISCARD/ : {
*(.ARM.attributes)
*(.ARC.attributes)
*(.riscv.attributes)
*(.c6xabi.attributes)
*(.trampolines)
*(.reginfo)
*(.note.renesas)
*(.MIPS.abiflags)
*(.MSP430.attributes)
*(.gnu.attributes)
}
.raml : /*AT ( ADDR (.text) + SIZEOF (.text) )*/
{ _raml_start = . ;
*(.boot) ;
*(.data) *(.data.*) ;
_raml_end = . ;
} > RAML
.ramu : AT ( ADDR (.raml) + SIZEOF (.raml) )
{ _ramu_start = . ;
*(.data) *(.data.*) ;
_ramu_end = . ;
} > RAMU
.ramz : AT ( ADDR (.ramu) + SIZEOF (.ramu) )
{ _ramz_start = . ;
*(.data) *(.data.*) ;
_ramz_end = . ;
} > RAMZ
}
|
