1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137
|
; ----- main.s -----
; (C) 2002-2003 Aurelien Jarno <aurel32@debian.org>
; This program is free software; you can redistribute it and/or modify
; it under the terms of the GNU General Public License as published by
; the Free Software Foundation; either version 2 of the License, or
; (at your option) any later version.
; This program is distributed in the hope that it will be useful,
; but WITHOUT ANY WARRANTY; without even the implied warranty of
; MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
; GNU General Public License for more details.
; You should have received a copy of the GNU General Public License
; along with this program; if not, write to the Free Software
; Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
; ****************************************************************************
;
; REGISTERS
;
; ****************************************************************************
PORTF = 0x1005 ; Port F register
PORTE = 0x100A ; Port E register
INIT = 0x103D ; RAM, nd I/O Mapping Register
; ****************************************************************************
;
; VARIABLES
;
; ****************************************************************************
.sect .data
; ****************************************************************************
;
; VECTORS
;
; ****************************************************************************
.sect .vectors
.globl vectors
vectors:
.word def ; ffc0
.word def ; ffc2
.word def ; ffc4
.word def ; ffc6
.word def ; ffc8
.word def ; ffca
.word def ; ffcc
.word def ; ffce
.word def ; ffd0
.word def ; ffd2
.word def ; ffd4
;; SCI
.word def ; ffd6
;; SPI
.word def ; ffd8
.word def ; ffda (PAII)
.word def ; ffdc (PAOVI)
.word def ; ffde (TOI)
;; Timer Output Compare
.word def ; ffe0
.word def ; ffe2
.word def ; ffe4
.word def ; ffe6
.word def ; ffe8
;; Timer Input compare
.word def ; ffea
.word def ; ffec
.word def ; ffee
;; Misc
.word def ; fff0 (RTII)
.word def ; fff2 (IRQ)
.word def ; fff4 (XIRQ)
.word def ; fff6 (SWI)
.word def ; fff8 (ILL)
.word def ; fffa (COP Failure)
.word def ; fffc (COP Clock monitor)
.word _start ; fffe (reset)
; ****************************************************************************
;
; CODE
;
; ****************************************************************************
.sect .text
; ----------------------------------------------------------------------------
; Interrupts
; ----------------------------------------------------------------------------
;; Default interrupt handler.
def:
rti
; ----------------------------------------------------------------------------
; Main subroutine
; ----------------------------------------------------------------------------
_start:
ldaa #0x01 ; Map RAM to $0000
staa INIT ; and registers to $1000
lds _stack ; Set stack pointer
; Simply copy the state of PE0 to PF0
loop:
ldaa PORTE
anda #0x01
tsta
beq off
bra on
off:
ldaa #0x00
staa PORTF
bra loop
on:
ldaa #0x01
staa PORTF
bra loop
end
|