File: in-order.d

package info (click to toggle)
binutils-m68hc1x 1%3A2.35.1-3
  • links: PTS, VCS
  • area: main
  • in suites: bullseye
  • size: 335,580 kB
  • sloc: ansic: 1,187,755; asm: 674,290; cpp: 130,744; exp: 70,774; makefile: 56,048; sh: 22,128; yacc: 14,459; lisp: 13,803; perl: 2,112; ada: 1,681; lex: 1,649; pascal: 1,446; cs: 879; sed: 195; xml: 95; awk: 25
file content (29 lines) | stat: -rw-r--r-- 645 bytes parent folder | download | duplicates (12)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
#PROG: objcopy
#source: out-of-order.s
#ld: -e v1 -Ttext-segment=0x400000
#objdump: -d
#skip: *-*-pe *-wince-* *-*-coff
#name: Check if disassembler can handle sections in default order

.*: +file format .*arm.*

Disassembly of section \.func1:

.+ <v1>:
[^:]+:	e0800001 	add	r0, r0, r1
[^:]+:	00000000 	\.word	0x00000000

Disassembly of section \.func2:

.+ <\.func2>:
[^:]+:	e0800001 	add	r0, r0, r1

Disassembly of section \.func3:

.+ <\.func3>:
[^:]+:	e0800001 	add	r0, r0, r1
[^:]+:	e0800001 	add	r0, r0, r1
[^:]+:	e0800001 	add	r0, r0, r1
[^:]+:	e0800001 	add	r0, r0, r1
[^:]+:	e0800001 	add	r0, r0, r1
[^:]+:	00000000 	\.word	0x00000000