File: x86-64-avx512dq-rcigrz-intel.d

package info (click to toggle)
binutils-riscv64-unknown-elf 2.32.2019.08+dfsg-1
  • links: PTS, VCS
  • area: main
  • in suites: bullseye, sid
  • size: 413,812 kB
  • sloc: ansic: 2,327,452; asm: 982,944; exp: 218,246; cpp: 147,855; makefile: 63,075; sh: 33,816; yacc: 27,082; lisp: 15,389; perl: 6,480; xml: 5,239; ada: 5,117; python: 4,996; pascal: 3,266; lex: 2,272; cs: 879; f90: 535; sed: 334; awk: 165; objc: 134; fortran: 43
file content (52 lines) | stat: -rw-r--r-- 3,477 bytes parent folder | download | duplicates (24)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
#as: -mevexrcig=rz
#objdump: -dw -Mintel
#name: x86_64 AVX512DQ rcig insns (Intel disassembly)
#source: x86-64-avx512dq-rcig.s

.*: +file format .*


Disassembly of section \.text:

0+ <_start>:
[ 	]*[a-f0-9]+:[ 	]*62 03 95 70 50 f4 ab[ 	]*vrangepd zmm30,zmm29,zmm28,\{sae\},0xab
[ 	]*[a-f0-9]+:[ 	]*62 03 95 70 50 f4 7b[ 	]*vrangepd zmm30,zmm29,zmm28,\{sae\},0x7b
[ 	]*[a-f0-9]+:[ 	]*62 03 15 70 50 f4 ab[ 	]*vrangeps zmm30,zmm29,zmm28,\{sae\},0xab
[ 	]*[a-f0-9]+:[ 	]*62 03 15 70 50 f4 7b[ 	]*vrangeps zmm30,zmm29,zmm28,\{sae\},0x7b
[ 	]*[a-f0-9]+:[ 	]*62 03 95 70 51 f4 ab[ 	]*vrangesd xmm30,xmm29,xmm28,\{sae\},0xab
[ 	]*[a-f0-9]+:[ 	]*62 03 95 70 51 f4 7b[ 	]*vrangesd xmm30,xmm29,xmm28,\{sae\},0x7b
[ 	]*[a-f0-9]+:[ 	]*62 03 15 70 51 f4 ab[ 	]*vrangess xmm30,xmm29,xmm28,\{sae\},0xab
[ 	]*[a-f0-9]+:[ 	]*62 03 15 70 51 f4 7b[ 	]*vrangess xmm30,xmm29,xmm28,\{sae\},0x7b
[ 	]*[a-f0-9]+:[ 	]*62 03 fd 78 56 f5 ab[ 	]*vreducepd zmm30,zmm29,\{sae\},0xab
[ 	]*[a-f0-9]+:[ 	]*62 03 fd 78 56 f5 7b[ 	]*vreducepd zmm30,zmm29,\{sae\},0x7b
[ 	]*[a-f0-9]+:[ 	]*62 03 7d 78 56 f5 ab[ 	]*vreduceps zmm30,zmm29,\{sae\},0xab
[ 	]*[a-f0-9]+:[ 	]*62 03 7d 78 56 f5 7b[ 	]*vreduceps zmm30,zmm29,\{sae\},0x7b
[ 	]*[a-f0-9]+:[ 	]*62 03 95 70 57 f4 ab[ 	]*vreducesd xmm30,xmm29,xmm28,\{sae\},0xab
[ 	]*[a-f0-9]+:[ 	]*62 03 95 70 57 f4 7b[ 	]*vreducesd xmm30,xmm29,xmm28,\{sae\},0x7b
[ 	]*[a-f0-9]+:[ 	]*62 03 15 70 57 f4 ab[ 	]*vreducess xmm30,xmm29,xmm28,\{sae\},0xab
[ 	]*[a-f0-9]+:[ 	]*62 03 15 70 57 f4 7b[ 	]*vreducess xmm30,xmm29,xmm28,\{sae\},0x7b
[ 	]*[a-f0-9]+:[ 	]*62 01 fd 78 7a f5[ 	]*vcvttpd2qq zmm30,zmm29,\{sae\}
[ 	]*[a-f0-9]+:[ 	]*62 01 fd 78 78 f5[ 	]*vcvttpd2uqq zmm30,zmm29,\{sae\}
[ 	]*[a-f0-9]+:[ 	]*62 01 7d 78 7a f5[ 	]*vcvttps2qq zmm30,ymm29,\{sae\}
[ 	]*[a-f0-9]+:[ 	]*62 01 7d 78 78 f5[ 	]*vcvttps2uqq zmm30,ymm29,\{sae\}
[ 	]*[a-f0-9]+:[ 	]*62 03 95 70 50 f4 ab[ 	]*vrangepd zmm30,zmm29,zmm28,\{sae\},0xab
[ 	]*[a-f0-9]+:[ 	]*62 03 95 70 50 f4 7b[ 	]*vrangepd zmm30,zmm29,zmm28,\{sae\},0x7b
[ 	]*[a-f0-9]+:[ 	]*62 03 15 70 50 f4 ab[ 	]*vrangeps zmm30,zmm29,zmm28,\{sae\},0xab
[ 	]*[a-f0-9]+:[ 	]*62 03 15 70 50 f4 7b[ 	]*vrangeps zmm30,zmm29,zmm28,\{sae\},0x7b
[ 	]*[a-f0-9]+:[ 	]*62 03 95 70 51 f4 ab[ 	]*vrangesd xmm30,xmm29,xmm28,\{sae\},0xab
[ 	]*[a-f0-9]+:[ 	]*62 03 95 70 51 f4 7b[ 	]*vrangesd xmm30,xmm29,xmm28,\{sae\},0x7b
[ 	]*[a-f0-9]+:[ 	]*62 03 15 70 51 f4 ab[ 	]*vrangess xmm30,xmm29,xmm28,\{sae\},0xab
[ 	]*[a-f0-9]+:[ 	]*62 03 15 70 51 f4 7b[ 	]*vrangess xmm30,xmm29,xmm28,\{sae\},0x7b
[ 	]*[a-f0-9]+:[ 	]*62 03 fd 78 56 f5 ab[ 	]*vreducepd zmm30,zmm29,\{sae\},0xab
[ 	]*[a-f0-9]+:[ 	]*62 03 fd 78 56 f5 7b[ 	]*vreducepd zmm30,zmm29,\{sae\},0x7b
[ 	]*[a-f0-9]+:[ 	]*62 03 7d 78 56 f5 ab[ 	]*vreduceps zmm30,zmm29,\{sae\},0xab
[ 	]*[a-f0-9]+:[ 	]*62 03 7d 78 56 f5 7b[ 	]*vreduceps zmm30,zmm29,\{sae\},0x7b
[ 	]*[a-f0-9]+:[ 	]*62 03 95 70 57 f4 ab[ 	]*vreducesd xmm30,xmm29,xmm28,\{sae\},0xab
[ 	]*[a-f0-9]+:[ 	]*62 03 95 70 57 f4 7b[ 	]*vreducesd xmm30,xmm29,xmm28,\{sae\},0x7b
[ 	]*[a-f0-9]+:[ 	]*62 03 15 70 57 f4 ab[ 	]*vreducess xmm30,xmm29,xmm28,\{sae\},0xab
[ 	]*[a-f0-9]+:[ 	]*62 03 15 70 57 f4 7b[ 	]*vreducess xmm30,xmm29,xmm28,\{sae\},0x7b
[ 	]*[a-f0-9]+:[ 	]*62 01 fd 78 7a f5[ 	]*vcvttpd2qq zmm30,zmm29,\{sae\}
[ 	]*[a-f0-9]+:[ 	]*62 01 fd 78 78 f5[ 	]*vcvttpd2uqq zmm30,zmm29,\{sae\}
[ 	]*[a-f0-9]+:[ 	]*62 01 7d 78 7a f5[ 	]*vcvttps2qq zmm30,ymm29,\{sae\}
[ 	]*[a-f0-9]+:[ 	]*62 01 7d 78 78 f5[ 	]*vcvttps2uqq zmm30,ymm29,\{sae\}
#pass