1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
|
#as: -J
#objdump: -dw
#name: x86-64 mem
.*: +file format .*
Disassembly of section .text:
0+ <_start>:
[ ]*[a-f0-9]+: 0f 01 06 sgdt \(%rsi\)
[ ]*[a-f0-9]+: 0f 01 0e sidt \(%rsi\)
[ ]*[a-f0-9]+: 0f 01 16 lgdt \(%rsi\)
[ ]*[a-f0-9]+: 0f 01 1e lidt \(%rsi\)
[ ]*[a-f0-9]+: 0f 01 3e invlpg \(%rsi\)
[ ]*[a-f0-9]+: 0f c7 0e cmpxchg8b \(%rsi\)
[ ]*[a-f0-9]+: 48 0f c7 0e cmpxchg16b \(%rsi\)
[ ]*[a-f0-9]+: 0f c7 36 vmptrld \(%rsi\)
[ ]*[a-f0-9]+: 66 0f c7 36 vmclear \(%rsi\)
[ ]*[a-f0-9]+: f3 0f c7 36 vmxon \(%rsi\)
[ ]*[a-f0-9]+: 0f c7 3e vmptrst \(%rsi\)
[ ]*[a-f0-9]+: 0f ae 06 fxsave \(%rsi\)
[ ]*[a-f0-9]+: 0f ae 0e fxrstor \(%rsi\)
[ ]*[a-f0-9]+: 0f ae 16 ldmxcsr \(%rsi\)
[ ]*[a-f0-9]+: 0f ae 1e stmxcsr \(%rsi\)
[ ]*[a-f0-9]+: 0f ae 3e clflush \(%rsi\)
[ ]*[a-f0-9]+: 0f 01 06 sgdt \(%rsi\)
[ ]*[a-f0-9]+: 0f 01 0e sidt \(%rsi\)
[ ]*[a-f0-9]+: 0f 01 16 lgdt \(%rsi\)
[ ]*[a-f0-9]+: 0f 01 1e lidt \(%rsi\)
[ ]*[a-f0-9]+: 0f 01 3e invlpg \(%rsi\)
[ ]*[a-f0-9]+: 0f c7 0e cmpxchg8b \(%rsi\)
[ ]*[a-f0-9]+: 48 0f c7 0e cmpxchg16b \(%rsi\)
[ ]*[a-f0-9]+: 0f c7 36 vmptrld \(%rsi\)
[ ]*[a-f0-9]+: 66 0f c7 36 vmclear \(%rsi\)
[ ]*[a-f0-9]+: f3 0f c7 36 vmxon \(%rsi\)
[ ]*[a-f0-9]+: 0f c7 3e vmptrst \(%rsi\)
[ ]*[a-f0-9]+: 0f ae 06 fxsave \(%rsi\)
[ ]*[a-f0-9]+: 0f ae 0e fxrstor \(%rsi\)
[ ]*[a-f0-9]+: 0f ae 16 ldmxcsr \(%rsi\)
[ ]*[a-f0-9]+: 0f ae 1e stmxcsr \(%rsi\)
[ ]*[a-f0-9]+: 0f ae 3e clflush \(%rsi\)
#pass
|
