File: gccisr-01.s

package info (click to toggle)
binutils 2.31.1-11
  • links: PTS, VCS
  • area: main
  • in suites: buster
  • size: 307,644 kB
  • sloc: ansic: 1,161,122; asm: 638,494; cpp: 128,815; exp: 68,557; makefile: 55,816; sh: 22,360; yacc: 14,238; lisp: 13,272; perl: 2,111; ada: 1,681; lex: 1,652; pascal: 1,446; cs: 879; sed: 195; python: 154; xml: 95; awk: 25
file content (127 lines) | stat: -rw-r--r-- 1,739 bytes parent folder | download | duplicates (13)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
.text

;;; Use SREG

__start1:
    set

__vec1_start:
    __gcc_isr 1
    foo = __gcc_isr.n_pushed
    cpi r16,1
    __gcc_isr 2
    __gcc_isr 0,r0
    clt
__vec1_end:
__data1:
    ldi r16, foo - 2
    .word (__vec1_end - __vec1_start) / 2

;;; Nothing used.

__start2:
    set

__vec2_start:
    __gcc_isr 1
    foo = __gcc_isr.n_pushed
    ldi r30, 1
    lds r31, 0
    sts 0, r31
    movw r2, r4
    swap r17
    __gcc_isr 2
    reti
    __gcc_isr 2
    cpse r7, r8
    sei
    cli
    in  r10, 0x3f
    out 0x3f, r10
    reti
    __gcc_isr 0,r0
    clt
__vec2_end:
__data2:
    ldi r16, foo - 0
    .word (__vec2_end - __vec2_start) / 2

;;; Use SREG, ZERO and R24

__start3:
    set

__vec3_start:
    __gcc_isr 1
    foo = __gcc_isr.n_pushed
    __gcc_isr 2
    reti
    __gcc_isr 2
    reti
    inc r1
    __gcc_isr 0,r24
    clt
__vec3_end:
__data3:
    ldi r16, foo - 3
    .word (__vec3_end - __vec3_start) / 2

;;; Use SREG, ZERO, TMP and R24

__start4:
    set

__vec4_start:
    __gcc_isr 1
    foo = __gcc_isr.n_pushed
    __gcc_isr 2
    reti
    __gcc_isr 2
    reti
    mul 16, 17
    __gcc_isr 0,r24
    clt
__vec4_end:
__data4:
    ldi r16, foo - 4
    .word (__vec4_end - __vec4_start) / 2

;;; Use TMP

__start5:
    set

__vec5_start:
    __gcc_isr 1
    lpm
    foo = __gcc_isr.n_pushed
    __gcc_isr 2
    reti
    __gcc_isr 2
    reti
    __gcc_isr 0,r0
    clt
__vec5_end:
__data5:
    ldi r16, foo - 1
    .word (__vec5_end - __vec5_start) / 2

;;; Use SREG, R26

__start6:
    set

__vec6_start:
    __gcc_isr 1
    foo = __gcc_isr.n_pushed
    __gcc_isr 2
    reti
    __gcc_isr 2
    reti
    clc
    __gcc_isr 0,r26
    clt
__vec6_end:
__data6:
    ldi r16, foo - 2
    .word (__vec6_end - __vec6_start) / 2