1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
|
#as: -mevexrcig=ru
#objdump: -dw -Mintel
#name: x86_64 AVX512ER rcig insns (Intel disassembly)
#source: x86-64-avx512er-rcig.s
.*: +file format .*
Disassembly of section \.text:
0+ <_start>:
[ ]*[a-f0-9]+:[ ]*62 02 7d 58 c8 f5[ ]*vexp2ps zmm30,zmm29,\{sae\}
[ ]*[a-f0-9]+:[ ]*62 02 fd 58 c8 f5[ ]*vexp2pd zmm30,zmm29,\{sae\}
[ ]*[a-f0-9]+:[ ]*62 02 7d 58 ca f5[ ]*vrcp28ps zmm30,zmm29,\{sae\}
[ ]*[a-f0-9]+:[ ]*62 02 fd 58 ca f5[ ]*vrcp28pd zmm30,zmm29,\{sae\}
[ ]*[a-f0-9]+:[ ]*62 02 15 50 cb f4[ ]*vrcp28ss xmm30,xmm29,xmm28,\{sae\}
[ ]*[a-f0-9]+:[ ]*62 02 95 50 cb f4[ ]*vrcp28sd xmm30,xmm29,xmm28,\{sae\}
[ ]*[a-f0-9]+:[ ]*62 02 7d 58 cc f5[ ]*vrsqrt28ps zmm30,zmm29,\{sae\}
[ ]*[a-f0-9]+:[ ]*62 02 fd 58 cc f5[ ]*vrsqrt28pd zmm30,zmm29,\{sae\}
[ ]*[a-f0-9]+:[ ]*62 02 15 50 cd f4[ ]*vrsqrt28ss xmm30,xmm29,xmm28,\{sae\}
[ ]*[a-f0-9]+:[ ]*62 02 95 50 cd f4[ ]*vrsqrt28sd xmm30,xmm29,xmm28,\{sae\}
[ ]*[a-f0-9]+:[ ]*62 02 7d 58 c8 f5[ ]*vexp2ps zmm30,zmm29,\{sae\}
[ ]*[a-f0-9]+:[ ]*62 02 fd 58 c8 f5[ ]*vexp2pd zmm30,zmm29,\{sae\}
[ ]*[a-f0-9]+:[ ]*62 02 7d 58 ca f5[ ]*vrcp28ps zmm30,zmm29,\{sae\}
[ ]*[a-f0-9]+:[ ]*62 02 fd 58 ca f5[ ]*vrcp28pd zmm30,zmm29,\{sae\}
[ ]*[a-f0-9]+:[ ]*62 02 15 50 cb f4[ ]*vrcp28ss xmm30,xmm29,xmm28,\{sae\}
[ ]*[a-f0-9]+:[ ]*62 02 95 50 cb f4[ ]*vrcp28sd xmm30,xmm29,xmm28,\{sae\}
[ ]*[a-f0-9]+:[ ]*62 02 7d 58 cc f5[ ]*vrsqrt28ps zmm30,zmm29,\{sae\}
[ ]*[a-f0-9]+:[ ]*62 02 fd 58 cc f5[ ]*vrsqrt28pd zmm30,zmm29,\{sae\}
[ ]*[a-f0-9]+:[ ]*62 02 15 50 cd f4[ ]*vrsqrt28ss xmm30,xmm29,xmm28,\{sae\}
[ ]*[a-f0-9]+:[ ]*62 02 95 50 cd f4[ ]*vrsqrt28sd xmm30,xmm29,xmm28,\{sae\}
#pass
|