File: x86-64-avx512cd_vl.s

package info (click to toggle)
binutils 2.31.1-15
  • links: PTS, VCS
  • area: main
  • in suites: buster
  • size: 309,056 kB
  • sloc: ansic: 1,161,198; asm: 638,508; cpp: 128,829; exp: 68,580; makefile: 55,828; sh: 22,360; yacc: 14,238; lisp: 13,272; perl: 2,111; ada: 1,681; lex: 1,652; pascal: 1,446; cs: 879; sed: 195; python: 154; xml: 95; awk: 25
file content (239 lines) | stat: -rw-r--r-- 12,388 bytes parent folder | download | duplicates (24) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
 
# Check 64bit AVX512{CD,VL} instructions

	.allow_index_reg
	.text
_start:
	vpconflictd	%xmm29, %xmm30	 # AVX512{CD,VL}
	vpconflictd	%xmm29, %xmm30{%k7}	 # AVX512{CD,VL}
	vpconflictd	%xmm29, %xmm30{%k7}{z}	 # AVX512{CD,VL}
	vpconflictd	(%rcx), %xmm30	 # AVX512{CD,VL}
	vpconflictd	0x123(%rax,%r14,8), %xmm30	 # AVX512{CD,VL}
	vpconflictd	(%rcx){1to4}, %xmm30	 # AVX512{CD,VL}
	vpconflictd	2032(%rdx), %xmm30	 # AVX512{CD,VL} Disp8
	vpconflictd	2048(%rdx), %xmm30	 # AVX512{CD,VL}
	vpconflictd	-2048(%rdx), %xmm30	 # AVX512{CD,VL} Disp8
	vpconflictd	-2064(%rdx), %xmm30	 # AVX512{CD,VL}
	vpconflictd	508(%rdx){1to4}, %xmm30	 # AVX512{CD,VL} Disp8
	vpconflictd	512(%rdx){1to4}, %xmm30	 # AVX512{CD,VL}
	vpconflictd	-512(%rdx){1to4}, %xmm30	 # AVX512{CD,VL} Disp8
	vpconflictd	-516(%rdx){1to4}, %xmm30	 # AVX512{CD,VL}
	vpconflictd	%ymm29, %ymm30	 # AVX512{CD,VL}
	vpconflictd	%ymm29, %ymm30{%k7}	 # AVX512{CD,VL}
	vpconflictd	%ymm29, %ymm30{%k7}{z}	 # AVX512{CD,VL}
	vpconflictd	(%rcx), %ymm30	 # AVX512{CD,VL}
	vpconflictd	0x123(%rax,%r14,8), %ymm30	 # AVX512{CD,VL}
	vpconflictd	(%rcx){1to8}, %ymm30	 # AVX512{CD,VL}
	vpconflictd	4064(%rdx), %ymm30	 # AVX512{CD,VL} Disp8
	vpconflictd	4096(%rdx), %ymm30	 # AVX512{CD,VL}
	vpconflictd	-4096(%rdx), %ymm30	 # AVX512{CD,VL} Disp8
	vpconflictd	-4128(%rdx), %ymm30	 # AVX512{CD,VL}
	vpconflictd	508(%rdx){1to8}, %ymm30	 # AVX512{CD,VL} Disp8
	vpconflictd	512(%rdx){1to8}, %ymm30	 # AVX512{CD,VL}
	vpconflictd	-512(%rdx){1to8}, %ymm30	 # AVX512{CD,VL} Disp8
	vpconflictd	-516(%rdx){1to8}, %ymm30	 # AVX512{CD,VL}
	vpconflictq	%xmm29, %xmm30	 # AVX512{CD,VL}
	vpconflictq	%xmm29, %xmm30{%k7}	 # AVX512{CD,VL}
	vpconflictq	%xmm29, %xmm30{%k7}{z}	 # AVX512{CD,VL}
	vpconflictq	(%rcx), %xmm30	 # AVX512{CD,VL}
	vpconflictq	0x123(%rax,%r14,8), %xmm30	 # AVX512{CD,VL}
	vpconflictq	(%rcx){1to2}, %xmm30	 # AVX512{CD,VL}
	vpconflictq	2032(%rdx), %xmm30	 # AVX512{CD,VL} Disp8
	vpconflictq	2048(%rdx), %xmm30	 # AVX512{CD,VL}
	vpconflictq	-2048(%rdx), %xmm30	 # AVX512{CD,VL} Disp8
	vpconflictq	-2064(%rdx), %xmm30	 # AVX512{CD,VL}
	vpconflictq	1016(%rdx){1to2}, %xmm30	 # AVX512{CD,VL} Disp8
	vpconflictq	1024(%rdx){1to2}, %xmm30	 # AVX512{CD,VL}
	vpconflictq	-1024(%rdx){1to2}, %xmm30	 # AVX512{CD,VL} Disp8
	vpconflictq	-1032(%rdx){1to2}, %xmm30	 # AVX512{CD,VL}
	vpconflictq	%ymm29, %ymm30	 # AVX512{CD,VL}
	vpconflictq	%ymm29, %ymm30{%k7}	 # AVX512{CD,VL}
	vpconflictq	%ymm29, %ymm30{%k7}{z}	 # AVX512{CD,VL}
	vpconflictq	(%rcx), %ymm30	 # AVX512{CD,VL}
	vpconflictq	0x123(%rax,%r14,8), %ymm30	 # AVX512{CD,VL}
	vpconflictq	(%rcx){1to4}, %ymm30	 # AVX512{CD,VL}
	vpconflictq	4064(%rdx), %ymm30	 # AVX512{CD,VL} Disp8
	vpconflictq	4096(%rdx), %ymm30	 # AVX512{CD,VL}
	vpconflictq	-4096(%rdx), %ymm30	 # AVX512{CD,VL} Disp8
	vpconflictq	-4128(%rdx), %ymm30	 # AVX512{CD,VL}
	vpconflictq	1016(%rdx){1to4}, %ymm30	 # AVX512{CD,VL} Disp8
	vpconflictq	1024(%rdx){1to4}, %ymm30	 # AVX512{CD,VL}
	vpconflictq	-1024(%rdx){1to4}, %ymm30	 # AVX512{CD,VL} Disp8
	vpconflictq	-1032(%rdx){1to4}, %ymm30	 # AVX512{CD,VL}
	vplzcntd	%xmm29, %xmm30	 # AVX512{CD,VL}
	vplzcntd	%xmm29, %xmm30{%k7}	 # AVX512{CD,VL}
	vplzcntd	%xmm29, %xmm30{%k7}{z}	 # AVX512{CD,VL}
	vplzcntd	(%rcx), %xmm30	 # AVX512{CD,VL}
	vplzcntd	0x123(%rax,%r14,8), %xmm30	 # AVX512{CD,VL}
	vplzcntd	(%rcx){1to4}, %xmm30	 # AVX512{CD,VL}
	vplzcntd	2032(%rdx), %xmm30	 # AVX512{CD,VL} Disp8
	vplzcntd	2048(%rdx), %xmm30	 # AVX512{CD,VL}
	vplzcntd	-2048(%rdx), %xmm30	 # AVX512{CD,VL} Disp8
	vplzcntd	-2064(%rdx), %xmm30	 # AVX512{CD,VL}
	vplzcntd	508(%rdx){1to4}, %xmm30	 # AVX512{CD,VL} Disp8
	vplzcntd	512(%rdx){1to4}, %xmm30	 # AVX512{CD,VL}
	vplzcntd	-512(%rdx){1to4}, %xmm30	 # AVX512{CD,VL} Disp8
	vplzcntd	-516(%rdx){1to4}, %xmm30	 # AVX512{CD,VL}
	vplzcntd	%ymm29, %ymm30	 # AVX512{CD,VL}
	vplzcntd	%ymm29, %ymm30{%k7}	 # AVX512{CD,VL}
	vplzcntd	%ymm29, %ymm30{%k7}{z}	 # AVX512{CD,VL}
	vplzcntd	(%rcx), %ymm30	 # AVX512{CD,VL}
	vplzcntd	0x123(%rax,%r14,8), %ymm30	 # AVX512{CD,VL}
	vplzcntd	(%rcx){1to8}, %ymm30	 # AVX512{CD,VL}
	vplzcntd	4064(%rdx), %ymm30	 # AVX512{CD,VL} Disp8
	vplzcntd	4096(%rdx), %ymm30	 # AVX512{CD,VL}
	vplzcntd	-4096(%rdx), %ymm30	 # AVX512{CD,VL} Disp8
	vplzcntd	-4128(%rdx), %ymm30	 # AVX512{CD,VL}
	vplzcntd	508(%rdx){1to8}, %ymm30	 # AVX512{CD,VL} Disp8
	vplzcntd	512(%rdx){1to8}, %ymm30	 # AVX512{CD,VL}
	vplzcntd	-512(%rdx){1to8}, %ymm30	 # AVX512{CD,VL} Disp8
	vplzcntd	-516(%rdx){1to8}, %ymm30	 # AVX512{CD,VL}
	vplzcntq	%xmm29, %xmm30	 # AVX512{CD,VL}
	vplzcntq	%xmm29, %xmm30{%k7}	 # AVX512{CD,VL}
	vplzcntq	%xmm29, %xmm30{%k7}{z}	 # AVX512{CD,VL}
	vplzcntq	(%rcx), %xmm30	 # AVX512{CD,VL}
	vplzcntq	0x123(%rax,%r14,8), %xmm30	 # AVX512{CD,VL}
	vplzcntq	(%rcx){1to2}, %xmm30	 # AVX512{CD,VL}
	vplzcntq	2032(%rdx), %xmm30	 # AVX512{CD,VL} Disp8
	vplzcntq	2048(%rdx), %xmm30	 # AVX512{CD,VL}
	vplzcntq	-2048(%rdx), %xmm30	 # AVX512{CD,VL} Disp8
	vplzcntq	-2064(%rdx), %xmm30	 # AVX512{CD,VL}
	vplzcntq	1016(%rdx){1to2}, %xmm30	 # AVX512{CD,VL} Disp8
	vplzcntq	1024(%rdx){1to2}, %xmm30	 # AVX512{CD,VL}
	vplzcntq	-1024(%rdx){1to2}, %xmm30	 # AVX512{CD,VL} Disp8
	vplzcntq	-1032(%rdx){1to2}, %xmm30	 # AVX512{CD,VL}
	vplzcntq	%ymm29, %ymm30	 # AVX512{CD,VL}
	vplzcntq	%ymm29, %ymm30{%k7}	 # AVX512{CD,VL}
	vplzcntq	%ymm29, %ymm30{%k7}{z}	 # AVX512{CD,VL}
	vplzcntq	(%rcx), %ymm30	 # AVX512{CD,VL}
	vplzcntq	0x123(%rax,%r14,8), %ymm30	 # AVX512{CD,VL}
	vplzcntq	(%rcx){1to4}, %ymm30	 # AVX512{CD,VL}
	vplzcntq	4064(%rdx), %ymm30	 # AVX512{CD,VL} Disp8
	vplzcntq	4096(%rdx), %ymm30	 # AVX512{CD,VL}
	vplzcntq	-4096(%rdx), %ymm30	 # AVX512{CD,VL} Disp8
	vplzcntq	-4128(%rdx), %ymm30	 # AVX512{CD,VL}
	vplzcntq	1016(%rdx){1to4}, %ymm30	 # AVX512{CD,VL} Disp8
	vplzcntq	1024(%rdx){1to4}, %ymm30	 # AVX512{CD,VL}
	vplzcntq	-1024(%rdx){1to4}, %ymm30	 # AVX512{CD,VL} Disp8
	vplzcntq	-1032(%rdx){1to4}, %ymm30	 # AVX512{CD,VL}
	vpbroadcastmw2d	%k6, %xmm30	 # AVX512{CD,VL}
	vpbroadcastmw2d	%k6, %ymm30	 # AVX512{CD,VL}
	vpbroadcastmb2q	%k6, %xmm30	 # AVX512{CD,VL}
	vpbroadcastmb2q	%k6, %ymm30	 # AVX512{CD,VL}

	.intel_syntax noprefix
	vpconflictd	xmm30, xmm29	 # AVX512{CD,VL}
	vpconflictd	xmm30{k7}, xmm29	 # AVX512{CD,VL}
	vpconflictd	xmm30{k7}{z}, xmm29	 # AVX512{CD,VL}
	vpconflictd	xmm30, XMMWORD PTR [rcx]	 # AVX512{CD,VL}
	vpconflictd	xmm30, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{CD,VL}
	vpconflictd	xmm30, [rcx]{1to4}	 # AVX512{CD,VL}
	vpconflictd	xmm30, XMMWORD PTR [rdx+2032]	 # AVX512{CD,VL} Disp8
	vpconflictd	xmm30, XMMWORD PTR [rdx+2048]	 # AVX512{CD,VL}
	vpconflictd	xmm30, XMMWORD PTR [rdx-2048]	 # AVX512{CD,VL} Disp8
	vpconflictd	xmm30, XMMWORD PTR [rdx-2064]	 # AVX512{CD,VL}
	vpconflictd	xmm30, [rdx+508]{1to4}	 # AVX512{CD,VL} Disp8
	vpconflictd	xmm30, [rdx+512]{1to4}	 # AVX512{CD,VL}
	vpconflictd	xmm30, [rdx-512]{1to4}	 # AVX512{CD,VL} Disp8
	vpconflictd	xmm30, [rdx-516]{1to4}	 # AVX512{CD,VL}
	vpconflictd	ymm30, ymm29	 # AVX512{CD,VL}
	vpconflictd	ymm30{k7}, ymm29	 # AVX512{CD,VL}
	vpconflictd	ymm30{k7}{z}, ymm29	 # AVX512{CD,VL}
	vpconflictd	ymm30, YMMWORD PTR [rcx]	 # AVX512{CD,VL}
	vpconflictd	ymm30, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{CD,VL}
	vpconflictd	ymm30, [rcx]{1to8}	 # AVX512{CD,VL}
	vpconflictd	ymm30, YMMWORD PTR [rdx+4064]	 # AVX512{CD,VL} Disp8
	vpconflictd	ymm30, YMMWORD PTR [rdx+4096]	 # AVX512{CD,VL}
	vpconflictd	ymm30, YMMWORD PTR [rdx-4096]	 # AVX512{CD,VL} Disp8
	vpconflictd	ymm30, YMMWORD PTR [rdx-4128]	 # AVX512{CD,VL}
	vpconflictd	ymm30, [rdx+508]{1to8}	 # AVX512{CD,VL} Disp8
	vpconflictd	ymm30, [rdx+512]{1to8}	 # AVX512{CD,VL}
	vpconflictd	ymm30, [rdx-512]{1to8}	 # AVX512{CD,VL} Disp8
	vpconflictd	ymm30, [rdx-516]{1to8}	 # AVX512{CD,VL}
	vpconflictq	xmm30, xmm29	 # AVX512{CD,VL}
	vpconflictq	xmm30{k7}, xmm29	 # AVX512{CD,VL}
	vpconflictq	xmm30{k7}{z}, xmm29	 # AVX512{CD,VL}
	vpconflictq	xmm30, XMMWORD PTR [rcx]	 # AVX512{CD,VL}
	vpconflictq	xmm30, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{CD,VL}
	vpconflictq	xmm30, [rcx]{1to2}	 # AVX512{CD,VL}
	vpconflictq	xmm30, XMMWORD PTR [rdx+2032]	 # AVX512{CD,VL} Disp8
	vpconflictq	xmm30, XMMWORD PTR [rdx+2048]	 # AVX512{CD,VL}
	vpconflictq	xmm30, XMMWORD PTR [rdx-2048]	 # AVX512{CD,VL} Disp8
	vpconflictq	xmm30, XMMWORD PTR [rdx-2064]	 # AVX512{CD,VL}
	vpconflictq	xmm30, [rdx+1016]{1to2}	 # AVX512{CD,VL} Disp8
	vpconflictq	xmm30, [rdx+1024]{1to2}	 # AVX512{CD,VL}
	vpconflictq	xmm30, [rdx-1024]{1to2}	 # AVX512{CD,VL} Disp8
	vpconflictq	xmm30, [rdx-1032]{1to2}	 # AVX512{CD,VL}
	vpconflictq	ymm30, ymm29	 # AVX512{CD,VL}
	vpconflictq	ymm30{k7}, ymm29	 # AVX512{CD,VL}
	vpconflictq	ymm30{k7}{z}, ymm29	 # AVX512{CD,VL}
	vpconflictq	ymm30, YMMWORD PTR [rcx]	 # AVX512{CD,VL}
	vpconflictq	ymm30, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{CD,VL}
	vpconflictq	ymm30, [rcx]{1to4}	 # AVX512{CD,VL}
	vpconflictq	ymm30, YMMWORD PTR [rdx+4064]	 # AVX512{CD,VL} Disp8
	vpconflictq	ymm30, YMMWORD PTR [rdx+4096]	 # AVX512{CD,VL}
	vpconflictq	ymm30, YMMWORD PTR [rdx-4096]	 # AVX512{CD,VL} Disp8
	vpconflictq	ymm30, YMMWORD PTR [rdx-4128]	 # AVX512{CD,VL}
	vpconflictq	ymm30, [rdx+1016]{1to4}	 # AVX512{CD,VL} Disp8
	vpconflictq	ymm30, [rdx+1024]{1to4}	 # AVX512{CD,VL}
	vpconflictq	ymm30, [rdx-1024]{1to4}	 # AVX512{CD,VL} Disp8
	vpconflictq	ymm30, [rdx-1032]{1to4}	 # AVX512{CD,VL}
	vplzcntd	xmm30, xmm29	 # AVX512{CD,VL}
	vplzcntd	xmm30{k7}, xmm29	 # AVX512{CD,VL}
	vplzcntd	xmm30{k7}{z}, xmm29	 # AVX512{CD,VL}
	vplzcntd	xmm30, XMMWORD PTR [rcx]	 # AVX512{CD,VL}
	vplzcntd	xmm30, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{CD,VL}
	vplzcntd	xmm30, [rcx]{1to4}	 # AVX512{CD,VL}
	vplzcntd	xmm30, XMMWORD PTR [rdx+2032]	 # AVX512{CD,VL} Disp8
	vplzcntd	xmm30, XMMWORD PTR [rdx+2048]	 # AVX512{CD,VL}
	vplzcntd	xmm30, XMMWORD PTR [rdx-2048]	 # AVX512{CD,VL} Disp8
	vplzcntd	xmm30, XMMWORD PTR [rdx-2064]	 # AVX512{CD,VL}
	vplzcntd	xmm30, [rdx+508]{1to4}	 # AVX512{CD,VL} Disp8
	vplzcntd	xmm30, [rdx+512]{1to4}	 # AVX512{CD,VL}
	vplzcntd	xmm30, [rdx-512]{1to4}	 # AVX512{CD,VL} Disp8
	vplzcntd	xmm30, [rdx-516]{1to4}	 # AVX512{CD,VL}
	vplzcntd	ymm30, ymm29	 # AVX512{CD,VL}
	vplzcntd	ymm30{k7}, ymm29	 # AVX512{CD,VL}
	vplzcntd	ymm30{k7}{z}, ymm29	 # AVX512{CD,VL}
	vplzcntd	ymm30, YMMWORD PTR [rcx]	 # AVX512{CD,VL}
	vplzcntd	ymm30, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{CD,VL}
	vplzcntd	ymm30, [rcx]{1to8}	 # AVX512{CD,VL}
	vplzcntd	ymm30, YMMWORD PTR [rdx+4064]	 # AVX512{CD,VL} Disp8
	vplzcntd	ymm30, YMMWORD PTR [rdx+4096]	 # AVX512{CD,VL}
	vplzcntd	ymm30, YMMWORD PTR [rdx-4096]	 # AVX512{CD,VL} Disp8
	vplzcntd	ymm30, YMMWORD PTR [rdx-4128]	 # AVX512{CD,VL}
	vplzcntd	ymm30, [rdx+508]{1to8}	 # AVX512{CD,VL} Disp8
	vplzcntd	ymm30, [rdx+512]{1to8}	 # AVX512{CD,VL}
	vplzcntd	ymm30, [rdx-512]{1to8}	 # AVX512{CD,VL} Disp8
	vplzcntd	ymm30, [rdx-516]{1to8}	 # AVX512{CD,VL}
	vplzcntq	xmm30, xmm29	 # AVX512{CD,VL}
	vplzcntq	xmm30{k7}, xmm29	 # AVX512{CD,VL}
	vplzcntq	xmm30{k7}{z}, xmm29	 # AVX512{CD,VL}
	vplzcntq	xmm30, XMMWORD PTR [rcx]	 # AVX512{CD,VL}
	vplzcntq	xmm30, XMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{CD,VL}
	vplzcntq	xmm30, [rcx]{1to2}	 # AVX512{CD,VL}
	vplzcntq	xmm30, XMMWORD PTR [rdx+2032]	 # AVX512{CD,VL} Disp8
	vplzcntq	xmm30, XMMWORD PTR [rdx+2048]	 # AVX512{CD,VL}
	vplzcntq	xmm30, XMMWORD PTR [rdx-2048]	 # AVX512{CD,VL} Disp8
	vplzcntq	xmm30, XMMWORD PTR [rdx-2064]	 # AVX512{CD,VL}
	vplzcntq	xmm30, [rdx+1016]{1to2}	 # AVX512{CD,VL} Disp8
	vplzcntq	xmm30, [rdx+1024]{1to2}	 # AVX512{CD,VL}
	vplzcntq	xmm30, [rdx-1024]{1to2}	 # AVX512{CD,VL} Disp8
	vplzcntq	xmm30, [rdx-1032]{1to2}	 # AVX512{CD,VL}
	vplzcntq	ymm30, ymm29	 # AVX512{CD,VL}
	vplzcntq	ymm30{k7}, ymm29	 # AVX512{CD,VL}
	vplzcntq	ymm30{k7}{z}, ymm29	 # AVX512{CD,VL}
	vplzcntq	ymm30, YMMWORD PTR [rcx]	 # AVX512{CD,VL}
	vplzcntq	ymm30, YMMWORD PTR [rax+r14*8+0x1234]	 # AVX512{CD,VL}
	vplzcntq	ymm30, [rcx]{1to4}	 # AVX512{CD,VL}
	vplzcntq	ymm30, YMMWORD PTR [rdx+4064]	 # AVX512{CD,VL} Disp8
	vplzcntq	ymm30, YMMWORD PTR [rdx+4096]	 # AVX512{CD,VL}
	vplzcntq	ymm30, YMMWORD PTR [rdx-4096]	 # AVX512{CD,VL} Disp8
	vplzcntq	ymm30, YMMWORD PTR [rdx-4128]	 # AVX512{CD,VL}
	vplzcntq	ymm30, [rdx+1016]{1to4}	 # AVX512{CD,VL} Disp8
	vplzcntq	ymm30, [rdx+1024]{1to4}	 # AVX512{CD,VL}
	vplzcntq	ymm30, [rdx-1024]{1to4}	 # AVX512{CD,VL} Disp8
	vplzcntq	ymm30, [rdx-1032]{1to4}	 # AVX512{CD,VL}
	vpbroadcastmw2d	xmm30, k6	 # AVX512{CD,VL}
	vpbroadcastmw2d	ymm30, k6	 # AVX512{CD,VL}
	vpbroadcastmb2q	xmm30, k6	 # AVX512{CD,VL}
	vpbroadcastmb2q	ymm30, k6	 # AVX512{CD,VL}