1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
|
#as: -32 -EB
#objdump: -dr --prefix-addresses -Mgpr-names=numeric
#name: ULW with relocation operators
.*file format.*
Disassembly of section \.text:
[0-9a-f]+ <[^>]*> lwl \$1,0\(\$4\)
[0-9a-f]+ <[^>]*> lwr \$1,3\(\$4\)
[0-9a-f]+ <[^>]*> move \$4,\$1
[0-9a-f]+ <[^>]*> lwl \$1,2044\(\$4\)
[0-9a-f]+ <[^>]*> lwr \$1,2047\(\$4\)
[0-9a-f]+ <[^>]*> move \$4,\$1
[0-9a-f]+ <[^>]*> lwl \$1,2045\(\$4\)
[0-9a-f]+ <[^>]*> lwr \$1,2048\(\$4\)
[0-9a-f]+ <[^>]*> move \$4,\$1
[0-9a-f]+ <[^>]*> lwl \$1,2047\(\$4\)
[0-9a-f]+ <[^>]*> lwr \$1,2050\(\$4\)
[0-9a-f]+ <[^>]*> move \$4,\$1
[0-9a-f]+ <[^>]*> lwl \$1,2048\(\$4\)
[0-9a-f]+ <[^>]*> lwr \$1,2051\(\$4\)
[0-9a-f]+ <[^>]*> move \$4,\$1
[0-9a-f]+ <[^>]*> lwl \$1,32764\(\$4\)
[0-9a-f]+ <[^>]*> lwr \$1,32767\(\$4\)
[0-9a-f]+ <[^>]*> move \$4,\$1
[0-9a-f]+ <[^>]*> addiu \$1,\$4,32765
[0-9a-f]+ <[^>]*> lwl \$4,0\(\$1\)
[0-9a-f]+ <[^>]*> lwr \$4,3\(\$1\)
[0-9a-f]+ <[^>]*> addiu \$1,\$4,32767
[0-9a-f]+ <[^>]*> lwl \$4,0\(\$1\)
[0-9a-f]+ <[^>]*> lwr \$4,3\(\$1\)
[0-9a-f]+ <[^>]*> li \$1,0x8000
[0-9a-f]+ <[^>]*> addu \$1,\$1,\$4
[0-9a-f]+ <[^>]*> lwl \$4,0\(\$1\)
[0-9a-f]+ <[^>]*> lwr \$4,3\(\$1\)
#--------------------------------------------------------------------
[0-9a-f]+ <[^>]*> lwl \$4,0\(\$5\)
[0-9a-f]+ <[^>]*> lwr \$4,3\(\$5\)
[0-9a-f]+ <[^>]*> lwl \$4,2044\(\$5\)
[0-9a-f]+ <[^>]*> lwr \$4,2047\(\$5\)
[0-9a-f]+ <[^>]*> lwl \$4,2045\(\$5\)
[0-9a-f]+ <[^>]*> lwr \$4,2048\(\$5\)
[0-9a-f]+ <[^>]*> lwl \$4,2047\(\$5\)
[0-9a-f]+ <[^>]*> lwr \$4,2050\(\$5\)
[0-9a-f]+ <[^>]*> lwl \$4,2048\(\$5\)
[0-9a-f]+ <[^>]*> lwr \$4,2051\(\$5\)
[0-9a-f]+ <[^>]*> lwl \$4,32764\(\$5\)
[0-9a-f]+ <[^>]*> lwr \$4,32767\(\$5\)
[0-9a-f]+ <[^>]*> addiu \$1,\$5,32765
[0-9a-f]+ <[^>]*> lwl \$4,0\(\$1\)
[0-9a-f]+ <[^>]*> lwr \$4,3\(\$1\)
[0-9a-f]+ <[^>]*> addiu \$1,\$5,32767
[0-9a-f]+ <[^>]*> lwl \$4,0\(\$1\)
[0-9a-f]+ <[^>]*> lwr \$4,3\(\$1\)
[0-9a-f]+ <[^>]*> li \$1,0x8000
[0-9a-f]+ <[^>]*> addu \$1,\$1,\$5
[0-9a-f]+ <[^>]*> lwl \$4,0\(\$1\)
[0-9a-f]+ <[^>]*> lwr \$4,3\(\$1\)
# Would be more efficient to apply the offset to the base register.
[0-9a-f]+ <[^>]*> lui \$1,0x3
[0-9a-f]+ <[^>]*> ori \$1,\$1,0x7ffc
[0-9a-f]+ <[^>]*> addu \$1,\$1,\$5
[0-9a-f]+ <[^>]*> lwl \$4,0\(\$1\)
[0-9a-f]+ <[^>]*> lwr \$4,3\(\$1\)
# This one must use LUI/ORI
[0-9a-f]+ <[^>]*> lui \$1,0x3
[0-9a-f]+ <[^>]*> ori \$1,\$1,0x7ffd
[0-9a-f]+ <[^>]*> addu \$1,\$1,\$5
[0-9a-f]+ <[^>]*> lwl \$4,0\(\$1\)
[0-9a-f]+ <[^>]*> lwr \$4,3\(\$1\)
# This one must use LUI/ORI
[0-9a-f]+ <[^>]*> lui \$1,0x3
[0-9a-f]+ <[^>]*> ori \$1,\$1,0x7fff
[0-9a-f]+ <[^>]*> addu \$1,\$1,\$5
[0-9a-f]+ <[^>]*> lwl \$4,0\(\$1\)
[0-9a-f]+ <[^>]*> lwr \$4,3\(\$1\)
# Would be more efficient to apply the offset to the base register.
[0-9a-f]+ <[^>]*> lui \$1,0x3
[0-9a-f]+ <[^>]*> ori \$1,\$1,0x8000
[0-9a-f]+ <[^>]*> addu \$1,\$1,\$5
[0-9a-f]+ <[^>]*> lwl \$4,0\(\$1\)
[0-9a-f]+ <[^>]*> lwr \$4,3\(\$1\)
#--------------------------------------------------------------------
[0-9a-f]+ <[^>]*> li \$1,0
[ ]*[0-9a-f]+: R_MIPS_LO16 foo
[0-9a-f]+ <[^>]*> lwl \$4,0\(\$1\)
[0-9a-f]+ <[^>]*> lwr \$4,3\(\$1\)
[0-9a-f]+ <[^>]*> li \$1,0
[ ]*[0-9a-f]+: R_MIPS_HI16 foo
[0-9a-f]+ <[^>]*> lwl \$4,0\(\$1\)
[0-9a-f]+ <[^>]*> lwr \$4,3\(\$1\)
[0-9a-f]+ <[^>]*> lwl \$4,0\(\$0\)
[ ]*[0-9a-f]+: R_MIPS_GPREL16 foo
[0-9a-f]+ <[^>]*> lwr \$4,3\(\$0\)
[ ]*[0-9a-f]+: R_MIPS_GPREL16 foo
[0-9a-f]+ <[^>]*> li \$1,-30875
[0-9a-f]+ <[^>]*> lwl \$4,0\(\$1\)
[0-9a-f]+ <[^>]*> lwr \$4,3\(\$1\)
[0-9a-f]+ <[^>]*> li \$1,4661
[0-9a-f]+ <[^>]*> lwl \$4,0\(\$1\)
[0-9a-f]+ <[^>]*> lwr \$4,3\(\$1\)
#--------------------------------------------------------------------
[0-9a-f]+ <[^>]*> addiu \$1,\$4,0
[ ]*[0-9a-f]+: R_MIPS_LO16 foo
[0-9a-f]+ <[^>]*> lwl \$4,0\(\$1\)
[0-9a-f]+ <[^>]*> lwr \$4,3\(\$1\)
[0-9a-f]+ <[^>]*> addiu \$1,\$4,0
[ ]*[0-9a-f]+: R_MIPS_HI16 foo
[0-9a-f]+ <[^>]*> lwl \$4,0\(\$1\)
[0-9a-f]+ <[^>]*> lwr \$4,3\(\$1\)
[0-9a-f]+ <[^>]*> lwl \$1,0\(\$4\)
[ ]*[0-9a-f]+: R_MIPS_GPREL16 foo
[0-9a-f]+ <[^>]*> lwr \$1,3\(\$4\)
[ ]*[0-9a-f]+: R_MIPS_GPREL16 foo
[0-9a-f]+ <[^>]*> move \$4,\$1
#--------------------------------------------------------------------
[0-9a-f]+ <[^>]*> addiu \$1,\$5,0
[ ]*[0-9a-f]+: R_MIPS_LO16 foo
[0-9a-f]+ <[^>]*> lwl \$4,0\(\$1\)
[0-9a-f]+ <[^>]*> lwr \$4,3\(\$1\)
[0-9a-f]+ <[^>]*> addiu \$1,\$5,0
[ ]*[0-9a-f]+: R_MIPS_HI16 foo
[0-9a-f]+ <[^>]*> lwl \$4,0\(\$1\)
[0-9a-f]+ <[^>]*> lwr \$4,3\(\$1\)
[0-9a-f]+ <[^>]*> lwl \$4,0\(\$5\)
[ ]*[0-9a-f]+: R_MIPS_GPREL16 foo
[0-9a-f]+ <[^>]*> lwr \$4,3\(\$5\)
[ ]*[0-9a-f]+: R_MIPS_GPREL16 foo
[0-9a-f]+ <[^>]*> addiu \$1,\$5,-30875
[0-9a-f]+ <[^>]*> lwl \$4,0\(\$1\)
[0-9a-f]+ <[^>]*> lwr \$4,3\(\$1\)
[0-9a-f]+ <[^>]*> addiu \$1,\$5,4661
[0-9a-f]+ <[^>]*> lwl \$4,0\(\$1\)
[0-9a-f]+ <[^>]*> lwr \$4,3\(\$1\)
[0-9a-f]+ <[^>]*> addiu \$1,\$5,-30875
[ ]*[0-9a-f]+: R_MIPS_LO16 foo
[0-9a-f]+ <[^>]*> lwl \$4,0\(\$1\)
[0-9a-f]+ <[^>]*> lwr \$4,3\(\$1\)
[0-9a-f]+ <[^>]*> addiu \$1,\$5,4661
[ ]*[0-9a-f]+: R_MIPS_HI16 foo
[0-9a-f]+ <[^>]*> lwl \$4,0\(\$1\)
[0-9a-f]+ <[^>]*> lwr \$4,3\(\$1\)
#pass
|
