File: lms6002d_model.vhd

package info (click to toggle)
bladerf 0.2017.12~rc1-2
  • links: PTS, VCS
  • area: main
  • in suites: buster
  • size: 14,620 kB
  • sloc: ansic: 50,123; vhdl: 12,873; python: 1,062; tcl: 1,060; xml: 1,017; makefile: 657; sh: 589; csh: 18; cpp: 9
file content (85 lines) | stat: -rw-r--r-- 2,918 bytes parent folder | download | duplicates (8)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
-- Copyright (c) 2013 Nuand LLC
--
-- Permission is hereby granted, free of charge, to any person obtaining a copy
-- of this software and associated documentation files (the "Software"), to deal
-- in the Software without restriction, including without limitation the rights
-- to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
-- copies of the Software, and to permit persons to whom the Software is
-- furnished to do so, subject to the following conditions:
--
-- The above copyright notice and this permission notice shall be included in
-- all copies or substantial portions of the Software.
--
-- THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
-- IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
-- FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
-- AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
-- LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
-- OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
-- THE SOFTWARE.

library ieee ;
    use ieee.std_logic_1164.all ;
    use ieee.numeric_std.all ;
    use ieee.math_real.all ;
    use ieee.math_complex.all ;

entity lms6002d_model is
  port (
    -- LMS RX Interface
    rx_clock        :   in      std_logic ;
    rx_clock_out    :   buffer  std_logic ;
    rx_data         :   buffer  signed(11 downto 0) ;
    rx_enable       :   in      std_logic ;
    rx_iq_select    :   buffer  std_logic ;

    -- LMS TX Interface
    tx_clock        :   in      std_logic ;
    tx_data         :   in      signed(11 downto 0) ;
    tx_enable       :   in      std_logic ;
    tx_iq_select    :   in      std_logic ;

    -- LMS SPI Interface
    sclk            :   in      std_logic ;
    sen             :   in      std_logic ;
    sdio            :   in      std_logic ;
    sdo             :   buffer  std_logic ;

    -- LMS Control Interface
    pll_out         :   buffer  std_logic ;
    resetx          :   in      std_logic
  ) ;
end entity ; -- lms6002d_model

architecture arch of lms6002d_model is

begin

    pll_out <= '0' ;

    -- Write transmit samples to a file or drop them on the floor

    -- Read receive samples from a file or predetermined tone
    rx_clock_out <= rx_clock ;

    drive_rx_data : process( resetx, rx_clock )
    begin
        if( resetx = '0' ) then
            rx_data <= (others =>'0') ;
            rx_iq_select <= '0' ;
        elsif( rising_edge(rx_clock) ) then
            if( rx_enable = '1' ) then
                rx_data <= rx_data + 1 ;
                rx_iq_select <= not rx_iq_select ;
            else
                rx_data <= (others =>'0') ;
                rx_iq_select <= '0' ;
            end if ;
        end if ;
    end process ;

    -- Keep track of the SPI register set
    sdo <= '0' ;

end architecture ; -- arch