1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
|
//===- MachineSSAContext.h --------------------------------------*- C++ -*-===//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
/// \file
///
/// This file declares a specialization of the GenericSSAContext<X>
/// template class for Machine IR.
///
//===----------------------------------------------------------------------===//
#ifndef LLVM_CODEGEN_MACHINESSACONTEXT_H
#define LLVM_CODEGEN_MACHINESSACONTEXT_H
#include "llvm/ADT/GenericSSAContext.h"
#include "llvm/CodeGen/MachineRegisterInfo.h"
#include "llvm/Support/Printable.h"
#include <memory>
namespace llvm {
class MachineInstr;
class MachineBasicBlock;
class MachineFunction;
class Register;
template <typename, bool> class DominatorTreeBase;
inline auto successors(MachineBasicBlock *BB) { return BB->successors(); }
inline auto predecessors(MachineBasicBlock *BB) { return BB->predecessors(); }
template <> class GenericSSAContext<MachineFunction> {
const MachineRegisterInfo *RegInfo = nullptr;
MachineFunction *MF;
public:
using BlockT = MachineBasicBlock;
using FunctionT = MachineFunction;
using InstructionT = MachineInstr;
using ValueRefT = Register;
using DominatorTreeT = DominatorTreeBase<BlockT, false>;
static MachineBasicBlock *getEntryBlock(MachineFunction &F);
void setFunction(MachineFunction &Fn);
MachineFunction *getFunction() const { return MF; }
Printable print(MachineBasicBlock *Block) const;
Printable print(MachineInstr *Inst) const;
Printable print(Register Value) const;
};
using MachineSSAContext = GenericSSAContext<MachineFunction>;
} // namespace llvm
#endif // LLVM_CODEGEN_MACHINESSACONTEXT_H
|
