1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
|
/*
* Simulator of microcontrollers (cmd.src/cmdstat.cc)
*
* Copyright (C) 1999,99 Drotos Daniel, Talker Bt.
*
* To contact author send email to drdani@mazsola.iit.uni-miskolc.hu
*
*/
/* This file is part of microcontroller simulator: ucsim.
UCSIM is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 2 of the License, or
(at your option) any later version.
UCSIM is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
GNU General Public License for more details.
You should have received a copy of the GNU General Public License
along with UCSIM; see the file COPYING. If not, write to the Free
Software Foundation, 59 Temple Place - Suite 330, Boston, MA
02111-1307, USA. */
/*@1@*/
#include "ddconfig.h"
// prj
#include "globals.h"
// sim
#include "simcl.h"
// local
#include "cmdstatcl.h"
#ifdef STATISTIC
/*
* Command: statistic
*----------------------------------------------------------------------------
*/
//int
//cl_stat_cmd::do_work(class cl_sim *sim,
// class cl_cmdline *cmdline, class cl_console_base *con)
COMMAND_DO_WORK_UC(cl_statistic_cmd)
{
class cl_hw *hw;
class cl_address_space *mem;
t_addr start= 0, end= 0;
bool addresses= DD_FALSE;
class cl_cmd_arg *params[4]= { cmdline->param(0),
cmdline->param(1),
cmdline->param(2),
cmdline->param(3) };
if (cmdline->syntax_match(uc, HW)) {
hw= params[0]->value.hw;
}
else {
mem= 0;
if (cmdline->syntax_match(uc, MEMORY ADDRESS ADDRESS)) {
mem= params[0]->value.memory.address_space;
start= params[1]->value.address;
end= params[2]->value.address;
addresses= DD_TRUE;
}
else if (cmdline->syntax_match(uc, MEMORY ADDRESS)) {
mem= params[0]->value.memory.address_space;
start= end= params[1]->value.address;
addresses= DD_TRUE;
}
else if (cmdline->syntax_match(uc, MEMORY)) {
mem= params[0]->value.memory.address_space;
addresses= DD_FALSE;
}
else
{
/*con->dd_printf("Error: wrong syntax\n"
"%s\n", short_help?short_help:"no help");*/
int i;
unsigned long wr, ww;
for (i= 0; i < uc->address_spaces->count; i++)
{
mem= (class cl_address_space *)(uc->address_spaces->at(i));
wr= mem->get_nuof_reads();
ww= mem->get_nuof_writes();
con->dd_printf("%s writes= %10lu "
"reads= %10lu "
"(%10lu operations)\n",
mem->get_name("mem"), ww, wr, ww+wr);
}
}
if (mem)
{
t_addr i;
unsigned long wr, ww;
wr= mem->get_nuof_reads();
ww= mem->get_nuof_writes();
if (!addresses)
con->dd_printf("%s writes= %10lu "
"reads= %10lu\n", mem->get_name("mem"), ww, wr);
else
for (i= start; i <= end; i++)
{
class cl_memory_cell *c= mem->get_cell(i);
unsigned long w= c->nuof_writes, r= c->nuof_reads;
double dr= wr?((double(r)*100.0)/double(wr)):0.0;
double dw= ww?((double(w)*100.0)/double(ww)):0.0;
con->dd_printf("%s[0x%06x] writes= %10lu (%6.2lf%%) "
"reads= %10lu (%6.2lf%%)\n",
mem->get_name("mem"), i, w, dw, r, dr);
}
}
}
return(DD_FALSE);;
}
#endif
/* End of cmd.src/cmdstat.cc */
|
