1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
|
//
// si/controller.h: Serial interface controller.
//
// CEN64: Cycle-Accurate Nintendo 64 Emulator.
// Copyright (C) 2015, Tyler J. Stachecki.
//
// This file is subject to the terms and conditions defined in
// 'LICENSE', which is part of this source code package.
//
#ifndef __si_controller_h__
#define __si_controller_h__
#include "common.h"
#include "si/pak.h"
struct bus_controller *bus;
enum si_register {
#define X(reg) reg,
#include "si/registers.md"
#undef X
NUM_SI_REGISTERS
};
#ifdef DEBUG_MMIO_REGISTER_ACCESS
extern const char *si_register_mnemonics[NUM_SI_REGISTERS];
#endif
struct eeprom {
uint8_t *data;
size_t size;
};
struct si_controller {
struct bus_controller *bus;
const uint8_t *rom;
uint8_t command[64];
uint8_t ram[64];
uint32_t regs[NUM_SI_REGISTERS];
uint32_t pif_status;
uint8_t input[4];
struct eeprom eeprom;
struct controller controller[4];
};
cen64_cold int si_init(struct si_controller *si, struct bus_controller *bus,
const uint8_t *pif_rom, const uint8_t *cart_rom, bool dd_present,
const uint8_t *eeprom, size_t eeprom_size,
const struct controller *controller);
int read_pif_rom_and_ram(void *opaque, uint32_t address, uint32_t *word);
int write_pif_rom_and_ram(void *opaque, uint32_t address, uint32_t word, uint32_t dqm);
int read_si_regs(void *opaque, uint32_t address, uint32_t *word);
int write_si_regs(void *opaque, uint32_t address, uint32_t word, uint32_t dqm);
#endif
|
