1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197
|
//
// vi/controller.c: Video interface controller.
//
// CEN64: Cycle-Accurate Nintendo 64 Emulator.
// Copyright (C) 2015, Tyler J. Stachecki.
//
// This file is subject to the terms and conditions defined in
// 'LICENSE', which is part of this source code package.
//
#include "common.h"
#include "context.h"
#include "bus/address.h"
#include "bus/controller.h"
#include "device/device.h"
#include "os/main.h"
#include "timer.h"
#include "ri/controller.h"
#include "vi/controller.h"
#include "vi/render.h"
#include "vi/window.h"
#include "vr4300/interface.h"
#define VI_COUNTER_START ((62500000.0 / 60.0) + 1)
#define VI_BLANKING_DONE (unsigned) ((VI_COUNTER_START - VI_COUNTER_START / 525.0 * 39))
#ifdef DEBUG_MMIO_REGISTER_ACCESS
const char *vi_register_mnemonics[NUM_VI_REGISTERS] = {
#define X(reg) #reg,
#include "vi/registers.md"
#undef X
};
#endif
// Reads a word from the VI MMIO register space.
int read_vi_regs(void *opaque, uint32_t address, uint32_t *word) {
struct vi_controller *vi = (struct vi_controller *) opaque;
unsigned offset = address - VI_REGS_BASE_ADDRESS;
enum vi_register reg = (offset >> 2);
vi->regs[VI_CURRENT_REG] = 0;
// Prevent division by zero (field number doesn't count).
if (vi->regs[VI_V_SYNC_REG] >= 0x2) {
vi->regs[VI_CURRENT_REG] =
(VI_COUNTER_START - (vi->counter)) /
(VI_COUNTER_START / (vi->regs[VI_V_SYNC_REG] >> 1));
vi->regs[VI_CURRENT_REG] = (vi->regs[VI_CURRENT_REG] << 1);
// Interlaced fields should get the current field number.
// Non-interlaced modes should always get a constant field.
if (!(vi->regs[VI_V_SYNC_REG] & 0x1))
vi->regs[VI_CURRENT_REG] |= vi->field;
}
*word = vi->regs[reg];
debug_mmio_read(vi, vi_register_mnemonics[reg], *word);
return 0;
}
// Advances the controller by one clock cycle.
void vi_cycle(struct vi_controller *vi) {
cen64_gl_window window;
size_t copy_size;
unsigned counter;
struct render_area *ra = &vi->render_area;
struct bus_controller *bus;
float hcoeff, vcoeff;
counter = --(vi->counter);
// Wrap the counter around when it hits zero.
if (unlikely(counter == 0))
vi->counter = VI_COUNTER_START;
// Throw an interrupt when VI_INTR_REG == VI_CURRENT_REG.
// We use a counter so we don't have to recalc each cycle.
if (unlikely(counter == vi->intr_counter))
signal_rcp_interrupt(vi->bus->vr4300, MI_INTR_VI);
// NTSC reserves the first 39 lines for vertical blanking
// according to the literature I've read. Normally after this
// time, the VI would slowly push out the analog signal. For
// now, let's just toss the GPU the framebuffer the moment
// we step out of the vertical blanking interval.
if (likely(counter != VI_BLANKING_DONE))
return;
vi->field = !vi->field;
window = vi->window;
// Calculate the bounding positions.
ra->x.start = vi->regs[VI_H_START_REG] >> 16 & 0x3FF;
ra->x.end = vi->regs[VI_H_START_REG] & 0x3FF;
ra->y.start = vi->regs[VI_V_START_REG] >> 16 & 0x3FF;
ra->y.end = vi->regs[VI_V_START_REG] & 0x3FF;
hcoeff = (float) (vi->regs[VI_X_SCALE_REG] & 0xFFF) / (1 << 10);
vcoeff = (float) (vi->regs[VI_Y_SCALE_REG] & 0xFFF) / (1 << 10);
// Interact with the user interface?
if (likely(window)) {
cen64_mutex_lock(&window->event_mutex);
if (unlikely(window->exit_requested)) {
cen64_mutex_unlock(&window->event_mutex);
device_exit(vi->bus);
}
cen64_mutex_unlock(&window->event_mutex);
cen64_mutex_lock(&window->render_mutex);
// Calculate the height and width of the frame.
window->frame_vres = ra->height =((ra->y.end - ra->y.start) >> 1) * vcoeff;
window->frame_hres = ra->width = ((ra->x.end - ra->x.start)) * hcoeff;
window->frame_hskip = ra->hskip = vi->regs[VI_WIDTH_REG] - ra->width;
window->frame_type = vi->regs[VI_STATUS_REG] & 0x3;
if (window->frame_hres <= 0 || window->frame_vres <= 0)
window->frame_type = 0;
// Copy the frame data into a temporary buffer.
copy_size = sizeof(bus->ri->ram) - (vi->regs[VI_ORIGIN_REG] & 0xFFFFFF);
if (copy_size > sizeof(vi->window->frame_buffer))
copy_size = sizeof(vi->window->frame_buffer);
memcpy(&bus, vi, sizeof(bus));
memcpy(vi->window->frame_buffer,
bus->ri->ram + (vi->regs[VI_ORIGIN_REG] & 0xFFFFFF),
copy_size);
cen64_mutex_unlock(&vi->window->render_mutex);
cen64_gl_window_push_frame(window);
}
else if (++(vi->frame_count) == 60) {
cen64_time current_time;
float ns;
get_time(¤t_time);
ns = compute_time_difference(¤t_time, &vi->last_update_time);
vi->last_update_time = current_time;
vi->frame_count = 0;
printf("VI/s: %.2f\n", (60 / (ns / NS_PER_SEC)));
}
}
// Initializes the VI.
int vi_init(struct vi_controller *vi,
struct bus_controller *bus, bool no_interface) {
vi->counter = VI_COUNTER_START;
vi->bus = bus;
if (!no_interface) {
if (vi_create_window(vi))
return -1;
gl_window_init(vi);
}
return 0;
}
// Writes a word to the VI MMIO register space.
int write_vi_regs(void *opaque, uint32_t address, uint32_t word, uint32_t dqm) {
struct vi_controller *vi = (struct vi_controller *) opaque;
unsigned offset = address - VI_REGS_BASE_ADDRESS;
enum vi_register reg = (offset >> 2);
debug_mmio_write(vi, vi_register_mnemonics[reg], word, dqm);
if (reg == VI_CURRENT_REG)
clear_rcp_interrupt(vi->bus->vr4300, MI_INTR_VI);
else if (reg == VI_INTR_REG) {
// TODO: This seems... all kinds of wrong for interlaced modes.
// Do we fire two interrupts in interlaced modes? Have to test.
// I'm not an NTSC signal expert, so this'll have to do for now.
vi->intr_counter = VI_COUNTER_START - VI_COUNTER_START / 525 * (word >> 1);
vi->regs[reg] &= ~dqm;
vi->regs[reg] |= word;
}
else {
vi->regs[reg] &= ~dqm;
vi->regs[reg] |= word;
}
return 0;
}
|