File: control

package info (click to toggle)
cocotb 2.0.1-1
  • links: PTS, VCS
  • area: main
  • in suites: sid
  • size: 1,876 kB
  • sloc: cpp: 16,274; python: 9,189; sh: 70; makefile: 13
file content (39 lines) | stat: -rw-r--r-- 1,624 bytes parent folder | download
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
Source: cocotb
Section: electronics
Maintainer: Debian Electronics Team <pkg-electronics-devel@lists.alioth.debian.org>
Uploaders:
 أحمد المحمودي (Ahmed El-Mahmoudy) <aelmahmoudy@users.sourceforge.net>,
Build-Depends: debhelper-compat (= 13),
               pybuild-plugin-pyproject (<< 6.20252021) | pybuild-plugin-pyproject (>> 7.20260129), python3-setuptools,
               python3-all-dev, python3-find-libpython, help2man
Standards-Version: 4.7.3
Testsuite: autopkgtest-pkg-pybuild
Homepage: https://www.cocotb.org
Vcs-Git: https://salsa.debian.org/electronics-team/cocotb.git
Vcs-Browser: https://salsa.debian.org/electronics-team/cocotb

Package: python3-cocotb
Architecture: any
Depends: ${misc:Depends}, ${python3:Depends}, ${shlibs:Depends},
Recommends: verilator |iverilog | ghdl
Description: library for writing VHDL and Verilog testbenches in Python
 cocotb is a coroutine based cosimulation library for writing VHDL and Verilog
 testbenches in Python.
 .
 cocotb encourages the same philosophy of design re-use and randomized
 testing as UVM, however is implemented in Python.
 .
 With cocotb, VHDL or SystemVerilog are normally only used for the design
 itself, not the testbench.
 .
 cocotb has built-in support for integrating with continuous integration
 systems, such as Jenkins, GitLab, etc. through standardized,
 machine-readable test reporting formats.
 .
 cocotb was specifically designed to lower the overhead of creating a
 test.
 .
 cocotb automatically discovers tests so that no additional step is
 required to add a test to a regression.
 .
 All verification is done using Python.