1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
|
// Examples drawn from https://verilogams.com/refman/basics/index.html
// SCE_V_DEFAULT {0}
/*
* SCE_V_COMMENT {1}
*/
// SCE_V_COMMENTLINE {2}
// multiple
// comment lines
// are folded
//{ explicit folds
// are folded,
//} too
//! SCE_V_COMMENTLINEBANG {3}
//! multiple
//! bang comments
//! are folded
// SCE_V_NUMBER {4}
1'b0
8'hx
8'hfffx
12'hfx
64'o0
0x7f
0o23
0b1011
42_839
0.1
1.3u
5.46K
1.2E12
1.30e-2
236.123_763e-12
// SCE_V_WORD {5}
always
// SCE_V_STRING {6}
"\tsome\ttext\r\n"
// SCE_V_WORD2 {7}
special
// SCE_V_WORD3 {8}
$async$and$array
// SCE_V_PREPROCESSOR {9}
`define __VAMS_ENABLE__
`ifdef __VAMS_ENABLE__
parameter integer del = 1 from [1:100];
`else
parameter del = 1;
`endif
// SCE_V_OPERATOR {10}
+-/=!@#%^&*()[]{}<|>~
// SCE_V_IDENTIFIER {11}
q
x$z
\my_var
\/x1/n1
\\x1\n1
\{a,b}
\V(p,n)
// SCE_V_STRINGEOL {12}
"\n
// SCE_V_USER {19}
my_var
// SCE_V_COMMENT_WORD {20}
// TODO write a comment
module mod(clk, q, reset) // folded when fold.verilog.flags=1
// SCE_V_INPUT {21}
input clk;
// SCE_V_OUTPUT {22}
output q;
// SCE_V_INOUT {23}
inout reset;
endmodule
// SCE_V_PORT_CONNECT {24}
mod m1(
.clk(clk),
.q(q),
.reset(reset)
);
|
