File: control

package info (click to toggle)
confluence 0.10.6-5
  • links: PTS, VCS
  • area: main
  • in suites: lenny
  • size: 808 kB
  • ctags: 860
  • sloc: ml: 6,801; ansic: 834; makefile: 219; sh: 123
file content (30 lines) | stat: -rw-r--r-- 1,476 bytes parent folder | download
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
Source: confluence
Section: electronics
Priority: optional
Maintainer: Debian OCaml Maintainers <debian-ocaml-maint@lists.debian.org>
Uploaders: Ralf Treinen <treinen@debian.org>, 
 Remi Vanicat <vanicat@debian.org>, Stefano Zacchiroli <zack@debian.org>,
 Samuel Mimram <smimram@debian.org>, Sylvain Le Gall <gildor@debian.org>,
 Mike Furr <mfurr@debian.org>, Julien Cristau <julien.cristau@ens-lyon.org>
Build-Depends: debhelper (>= 4.0.0), dpatch, txt2man, ocaml-nox (>= 3.10)
Standards-Version: 3.7.2
XS-Vcs-Svn: svn://svn.debian.org/svn/pkg-ocaml-maint/trunk/packages/confluence
XS-Vcs-Browser: http://svn.debian.org/wsvn/pkg-ocaml-maint/trunk/packages/confluence/trunk/

Package: confluence
Architecture: any
Depends: ${shlibs:Depends}, ${ocaml:Depends}
Description: language for synchronous reactive hardware system design
 From the upstream website <http://www.confluent.org>:
 .
 A Confluence program can generate digital logic for an FPGA or ASIC
 platform, or C code for hard real-time software. 
 .
 Confluence combines the component-based methodologies of Verilog and
 VHDL with the expressiveness of higher order functional programming. 
 .
 In comparison to Verilog, VHDL, and C, systems designed in Confluence
 result in 2X to 10X code reduction, making the source easier to manage
 and reuse. And because Confluence relies on a correct-by-construction
 compiler, bugs are reduced--some are prevented altogether--thus
 reducing the overall verification effort.