1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38
|
Source: covered
Section: electronics
Priority: optional
Maintainer: Debian Electronics Team <pkg-electronics-devel@lists.alioth.debian.org>
Uploaders: أحمد المحمودي (Ahmed El-Mahmoudy) <aelmahmoudy@users.sourceforge.net>
Build-Depends: debhelper (>= 9), autotools-dev, flex, bison, gperf, tcl-dev, tk-dev, libxft2-dev, iverilog | verilog, gplcver (>= 2.12a-1.1)
Standards-Version: 3.9.6
Homepage: http://covered.sourceforge.net/
Vcs-Git: git://anonscm.debian.org/pkg-electronics/covered.git
Vcs-Browser: http://anonscm.debian.org/gitweb/?p=pkg-electronics/covered.git
Package: covered
Architecture: any
Depends: ${shlibs:Depends}, ${misc:Depends}, tklib
Recommends: iverilog | verilog | gplcver (>= 2.12a-1.1)
Description: Verilog code coverage analysis tool
Covered is a Verilog code coverage utility that reads in a Verilog design and
a generated VCD/LXT dumpfile from that design and generates a coverage file
that can be merged with other coverage files or used to create a coverage
report. Covered also contains the GUI coverage report utility that reads in a
coverage file to allow interactive coverage discovery. Areas of coverage
measured by Covered are: line, toggle, memory, combinational logic, FSM
state/state-transition and assertion coverage.
Package: covered-doc
Section: doc
Architecture: all
Depends: ${misc:Depends}
Description: Verilog code coverage analysis tool - documentation
Covered is a Verilog code coverage utility that reads in a Verilog design and
a generated VCD/LXT dumpfile from that design and generates a coverage file
that can be merged with other coverage files or used to create a coverage
report. Covered also contains the GUI coverage report utility that reads in a
coverage file to allow interactive coverage discovery. Areas of coverage
measured by Covered are: line, toggle, memory, combinational logic, FSM
state/state-transition and assertion coverage.
.
This package contains the documentation.
|