1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
|
.. SPDX-License-Identifier: BSD-3-Clause
Copyright(c) 2010-2014 Intel Corporation.
Glossary
========
ACL
Access Control List
API
Application Programming Interface
ASLR
Linux* kernel Address-Space Layout Randomization
BSD
Berkeley Software Distribution
Clr
Clear
CIDR
Classless Inter-Domain Routing
Control Plane
The control plane is concerned with the routing of packets and with
providing a start or end point.
Core
A core may include several lcores or threads if the processor supports
hyperthreading.
Core Components
A set of libraries provided by the DPDK, including eal, ring, mempool,
mbuf, timers, and so on.
CPU
Central Processing Unit
CRC
Cyclic Redundancy Check
Data Plane
In contrast to the control plane, the data plane in a network architecture
are the layers involved when forwarding packets. These layers must be
highly optimized to achieve good performance.
DIMM
Dual In-line Memory Module
Doxygen
A documentation generator used in the DPDK to generate the API reference.
DPDK
Data Plane Development Kit
DRAM
Dynamic Random Access Memory
EAL
The Environment Abstraction Layer (EAL) provides a generic interface that
hides the environment specifics from the applications and libraries. The
services expected from the EAL are: development kit loading and launching,
core affinity/ assignment procedures, system memory allocation/description,
PCI bus access, inter-partition communication.
FIFO
First In First Out
FPGA
Field Programmable Gate Array
GbE
Gigabit Ethernet
HW
Hardware
HPET
High Precision Event Timer; a hardware timer that provides a precise time
reference on x86 platforms.
ID
Identifier
IOCTL
Input/Output Control
I/O
Input/Output
IP
Internet Protocol
IPv4
Internet Protocol version 4
IPv6
Internet Protocol version 6
lcore
A logical execution unit of the processor, sometimes called a *hardware
thread*.
L1
Layer 1
L2
Layer 2
L3
Layer 3
L4
Layer 4
LAN
Local Area Network
LPM
Longest Prefix Match
main lcore
The execution unit that executes the main() function and that launches
other lcores.
master lcore
Deprecated name for *main lcore*. No longer used.
mbuf
An mbuf is a data structure used internally to carry messages (mainly
network packets). The name is derived from BSD stacks. To understand the
concepts of packet buffers or mbuf, refer to *TCP/IP Illustrated, Volume 2:
The Implementation*.
MESI
Modified Exclusive Shared Invalid (CPU cache coherency protocol)
MTU
Maximum Transfer Unit
NIC
Network Interface Card
OOO
Out Of Order (execution of instructions within the CPU pipeline)
NUMA
Non-uniform Memory Access
PCI
Peripheral Connect Interface
PHY
An abbreviation for the physical layer of the OSI model.
PIE
Proportional Integral Controller Enhanced (RFC8033)
pktmbuf
An *mbuf* carrying a network packet.
PMD
Poll Mode Driver
QoS
Quality of Service
RCU
Read-Copy-Update algorithm, an alternative to simple rwlocks.
Rd
Read
RED
Random Early Detection
RSS
Receive Side Scaling
RTE
Run Time Environment. Provides a fast and simple framework for fast packet
processing, in a lightweight environment as a Linux* application and using
Poll Mode Drivers (PMDs) to increase speed.
Rx
Reception
Slave lcore
Deprecated name for *worker lcore*. No longer used.
Socket
A physical CPU, that includes several *cores*.
SLA
Service Level Agreement
srTCM
Single Rate Three Color Marking
SRTD
Scheduler Round Trip Delay
SW
Software
Target
In the DPDK, the target is a combination of architecture, machine,
executive environment and toolchain. For example:
i686-native-linux-gcc.
TCP
Transmission Control Protocol
TC
Traffic Class
TLB
Translation Lookaside Buffer
TLS
Thread Local Storage
trTCM
Two Rate Three Color Marking
TSC
Time Stamp Counter
Tx
Transmission
TUN/TAP
TUN and TAP are virtual network kernel devices.
VLAN
Virtual Local Area Network
Wr
Write
Worker lcore
Any *lcore* that is not the *main lcore*.
WRED
Weighted Random Early Detection
WRR
Weighted Round Robin
|
