1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586 1587 1588 1589 1590 1591 1592 1593 1594 1595 1596 1597 1598 1599 1600 1601 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1630 1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649 1650 1651 1652 1653 1654 1655 1656 1657 1658 1659 1660 1661 1662 1663 1664 1665 1666 1667 1668 1669 1670 1671 1672 1673 1674 1675 1676 1677 1678 1679 1680 1681 1682 1683 1684 1685 1686 1687 1688 1689 1690 1691 1692 1693 1694 1695 1696 1697 1698 1699 1700 1701 1702 1703 1704 1705 1706 1707 1708 1709 1710 1711 1712 1713 1714 1715 1716 1717 1718 1719 1720 1721 1722 1723 1724 1725 1726 1727 1728 1729 1730 1731 1732 1733 1734 1735 1736 1737 1738 1739 1740 1741 1742 1743 1744 1745 1746 1747 1748 1749 1750 1751 1752 1753 1754 1755 1756 1757 1758 1759 1760 1761 1762 1763 1764 1765 1766 1767 1768 1769 1770 1771 1772 1773 1774 1775 1776 1777 1778 1779 1780 1781 1782 1783 1784 1785 1786 1787 1788 1789 1790 1791 1792 1793 1794 1795 1796 1797 1798 1799 1800 1801 1802 1803 1804 1805 1806 1807 1808 1809 1810 1811 1812 1813 1814 1815 1816 1817 1818 1819 1820 1821 1822 1823 1824 1825 1826 1827 1828 1829 1830 1831 1832 1833 1834 1835 1836 1837 1838 1839 1840 1841 1842 1843 1844 1845 1846 1847 1848 1849 1850 1851 1852 1853 1854 1855 1856 1857 1858 1859 1860 1861 1862 1863 1864 1865 1866 1867 1868 1869 1870 1871 1872 1873 1874 1875 1876 1877 1878 1879 1880 1881 1882 1883 1884 1885 1886 1887 1888 1889 1890 1891 1892 1893 1894 1895 1896 1897 1898 1899 1900 1901 1902 1903 1904 1905 1906 1907 1908 1909 1910 1911 1912 1913 1914 1915 1916 1917 1918 1919 1920 1921 1922 1923 1924 1925 1926 1927 1928 1929 1930 1931 1932 1933 1934 1935 1936 1937 1938 1939 1940 1941 1942 1943 1944 1945 1946 1947 1948 1949 1950 1951 1952 1953 1954 1955 1956 1957 1958 1959 1960 1961 1962 1963 1964 1965 1966 1967 1968 1969 1970 1971 1972 1973 1974 1975 1976 1977 1978 1979 1980 1981 1982 1983 1984 1985 1986 1987 1988 1989 1990 1991 1992 1993 1994 1995 1996 1997 1998 1999 2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 2010 2011 2012 2013 2014 2015 2016 2017 2018 2019 2020 2021 2022 2023 2024 2025 2026 2027 2028 2029 2030 2031 2032 2033 2034 2035 2036 2037 2038 2039 2040 2041 2042 2043 2044 2045 2046 2047 2048 2049 2050 2051 2052 2053 2054 2055 2056 2057 2058 2059 2060 2061 2062 2063 2064 2065 2066 2067 2068 2069 2070 2071 2072 2073 2074 2075 2076 2077 2078 2079 2080 2081 2082 2083 2084 2085 2086 2087 2088 2089 2090 2091 2092 2093 2094 2095 2096 2097 2098 2099 2100 2101 2102 2103 2104 2105 2106 2107 2108 2109 2110 2111 2112 2113 2114 2115 2116 2117 2118 2119 2120 2121 2122 2123 2124 2125 2126 2127 2128 2129 2130 2131 2132 2133 2134 2135 2136 2137 2138 2139 2140 2141 2142 2143 2144 2145 2146 2147 2148 2149 2150 2151 2152 2153 2154 2155 2156 2157 2158 2159 2160 2161 2162 2163 2164 2165 2166 2167 2168 2169 2170 2171 2172 2173 2174 2175 2176 2177 2178 2179 2180 2181 2182 2183 2184 2185 2186 2187 2188 2189 2190 2191 2192 2193 2194 2195 2196 2197 2198 2199 2200 2201 2202 2203 2204 2205 2206 2207 2208 2209 2210 2211 2212 2213 2214 2215 2216 2217 2218 2219 2220 2221 2222 2223 2224 2225 2226 2227 2228 2229 2230 2231 2232 2233 2234 2235 2236 2237 2238 2239 2240 2241 2242 2243 2244 2245 2246 2247 2248 2249 2250 2251 2252 2253 2254 2255 2256 2257 2258 2259 2260 2261 2262 2263 2264 2265 2266 2267 2268 2269 2270 2271 2272 2273 2274 2275 2276 2277 2278 2279 2280 2281 2282 2283 2284 2285 2286 2287 2288 2289 2290 2291 2292 2293 2294 2295 2296 2297 2298 2299 2300 2301 2302 2303 2304 2305 2306 2307 2308 2309 2310 2311 2312 2313 2314 2315 2316 2317 2318 2319 2320 2321 2322 2323 2324 2325 2326 2327 2328 2329 2330 2331 2332 2333 2334 2335 2336 2337 2338 2339 2340 2341 2342 2343 2344 2345 2346 2347 2348 2349 2350 2351 2352 2353 2354 2355 2356 2357 2358 2359 2360 2361 2362 2363 2364 2365 2366 2367 2368 2369 2370 2371 2372 2373 2374 2375 2376 2377 2378 2379 2380 2381 2382 2383 2384 2385 2386 2387 2388 2389 2390 2391 2392 2393 2394 2395 2396 2397 2398 2399 2400 2401 2402 2403 2404 2405 2406 2407 2408 2409 2410 2411 2412 2413 2414 2415 2416 2417 2418 2419 2420 2421 2422 2423 2424 2425 2426 2427 2428 2429 2430 2431 2432 2433 2434 2435 2436 2437 2438 2439 2440 2441 2442 2443 2444 2445 2446 2447 2448 2449 2450 2451 2452 2453 2454 2455 2456 2457 2458 2459 2460 2461 2462 2463 2464 2465 2466 2467 2468 2469 2470 2471 2472 2473 2474 2475 2476 2477 2478 2479 2480 2481 2482 2483 2484 2485 2486 2487 2488 2489 2490 2491 2492 2493 2494 2495 2496 2497 2498 2499 2500 2501 2502 2503 2504 2505 2506 2507 2508 2509 2510 2511 2512 2513 2514 2515 2516 2517 2518 2519 2520 2521 2522 2523 2524 2525 2526 2527 2528 2529 2530 2531 2532 2533 2534 2535 2536 2537 2538 2539 2540 2541 2542 2543 2544 2545 2546 2547 2548 2549 2550 2551 2552 2553 2554 2555 2556 2557 2558 2559 2560 2561 2562 2563 2564 2565 2566 2567 2568 2569 2570 2571 2572 2573 2574 2575 2576 2577 2578 2579 2580 2581 2582 2583 2584 2585 2586 2587 2588 2589 2590 2591 2592 2593 2594 2595 2596 2597 2598 2599 2600 2601 2602 2603 2604 2605 2606 2607 2608 2609 2610 2611 2612 2613 2614 2615 2616 2617 2618 2619 2620 2621 2622 2623 2624 2625 2626 2627 2628 2629 2630 2631 2632 2633 2634 2635 2636 2637 2638 2639 2640 2641 2642 2643 2644 2645 2646 2647 2648 2649 2650 2651 2652 2653 2654 2655 2656 2657 2658 2659 2660 2661 2662 2663 2664 2665 2666 2667 2668 2669 2670 2671 2672 2673 2674 2675 2676 2677 2678 2679 2680 2681 2682 2683 2684 2685 2686 2687 2688 2689 2690 2691 2692 2693 2694 2695 2696 2697 2698 2699 2700 2701 2702 2703 2704 2705 2706 2707 2708 2709 2710 2711 2712 2713 2714 2715 2716 2717 2718 2719 2720 2721 2722 2723 2724 2725 2726 2727 2728 2729 2730 2731 2732 2733 2734 2735 2736 2737 2738 2739 2740 2741 2742 2743 2744 2745 2746 2747 2748 2749 2750 2751 2752 2753 2754 2755 2756 2757 2758 2759 2760 2761 2762 2763 2764 2765 2766 2767 2768 2769 2770 2771 2772 2773 2774 2775 2776 2777 2778 2779 2780 2781 2782 2783 2784 2785 2786 2787 2788 2789 2790 2791 2792 2793 2794 2795 2796 2797 2798 2799 2800 2801 2802 2803 2804 2805 2806 2807 2808 2809 2810 2811 2812 2813 2814 2815 2816 2817 2818 2819 2820 2821 2822 2823 2824 2825 2826 2827 2828 2829 2830 2831 2832 2833 2834 2835 2836 2837 2838 2839 2840 2841 2842 2843 2844 2845 2846 2847 2848 2849 2850 2851 2852 2853 2854 2855 2856 2857 2858 2859 2860 2861 2862 2863 2864 2865 2866 2867 2868 2869 2870 2871 2872 2873 2874 2875 2876 2877 2878 2879 2880 2881 2882 2883 2884 2885 2886 2887 2888 2889 2890 2891 2892 2893 2894 2895 2896 2897 2898 2899 2900 2901 2902 2903 2904 2905 2906 2907 2908 2909 2910 2911 2912 2913 2914 2915 2916 2917 2918 2919 2920 2921 2922 2923 2924 2925 2926 2927 2928 2929 2930 2931 2932 2933 2934 2935 2936 2937 2938 2939 2940 2941 2942 2943 2944 2945 2946 2947 2948 2949 2950 2951 2952 2953 2954 2955 2956 2957 2958 2959 2960 2961 2962 2963 2964 2965 2966 2967 2968 2969 2970 2971 2972 2973 2974 2975 2976 2977 2978 2979 2980 2981 2982 2983 2984 2985 2986 2987 2988 2989 2990 2991 2992 2993 2994 2995 2996 2997 2998 2999 3000 3001 3002 3003 3004 3005 3006 3007 3008 3009 3010 3011 3012 3013 3014 3015 3016 3017 3018 3019 3020 3021 3022 3023 3024 3025 3026 3027 3028 3029 3030 3031 3032 3033 3034 3035 3036 3037 3038 3039 3040 3041 3042 3043 3044 3045 3046 3047 3048 3049 3050 3051 3052 3053 3054 3055 3056 3057 3058 3059 3060 3061 3062 3063 3064 3065 3066 3067 3068 3069 3070 3071 3072 3073 3074 3075 3076 3077 3078 3079 3080 3081 3082 3083 3084 3085 3086 3087 3088 3089 3090 3091 3092 3093 3094 3095 3096 3097 3098 3099 3100 3101 3102 3103 3104 3105 3106 3107 3108 3109 3110 3111 3112 3113 3114 3115 3116 3117 3118 3119 3120 3121 3122 3123 3124 3125 3126 3127 3128 3129 3130 3131 3132 3133 3134 3135 3136 3137 3138 3139 3140 3141 3142 3143 3144 3145 3146 3147 3148 3149 3150 3151 3152 3153 3154 3155 3156 3157 3158 3159 3160 3161 3162 3163 3164 3165 3166 3167 3168 3169 3170 3171 3172 3173 3174 3175 3176 3177 3178 3179 3180 3181 3182 3183 3184 3185 3186 3187 3188 3189 3190 3191 3192 3193 3194 3195 3196 3197 3198 3199 3200 3201 3202 3203 3204 3205 3206 3207 3208 3209 3210 3211 3212 3213 3214 3215 3216 3217 3218 3219 3220 3221 3222 3223 3224 3225 3226 3227 3228 3229 3230 3231 3232 3233 3234 3235 3236 3237 3238 3239 3240 3241 3242 3243 3244 3245 3246 3247 3248 3249 3250 3251 3252 3253 3254 3255 3256 3257 3258 3259 3260 3261 3262 3263 3264 3265 3266 3267 3268 3269 3270 3271 3272 3273 3274 3275 3276 3277 3278 3279 3280 3281 3282 3283 3284 3285 3286 3287 3288 3289 3290 3291 3292 3293 3294 3295 3296 3297 3298 3299 3300 3301 3302 3303 3304 3305 3306 3307 3308 3309 3310 3311 3312 3313 3314 3315 3316 3317 3318 3319 3320 3321 3322 3323 3324 3325 3326 3327 3328 3329 3330 3331 3332 3333 3334 3335 3336 3337 3338 3339 3340 3341 3342 3343 3344 3345 3346 3347 3348 3349 3350 3351 3352 3353 3354 3355 3356 3357 3358 3359 3360 3361 3362 3363 3364 3365 3366 3367 3368 3369 3370 3371 3372 3373 3374 3375 3376 3377 3378 3379 3380 3381 3382 3383 3384 3385 3386 3387 3388 3389 3390 3391 3392 3393 3394 3395 3396 3397 3398 3399 3400 3401 3402 3403 3404 3405 3406 3407 3408 3409 3410 3411 3412 3413 3414 3415 3416 3417 3418 3419 3420 3421 3422 3423 3424 3425 3426 3427 3428 3429 3430 3431 3432 3433 3434 3435 3436 3437 3438 3439 3440 3441 3442 3443 3444 3445 3446 3447 3448 3449 3450 3451 3452 3453 3454 3455 3456 3457 3458 3459 3460 3461 3462 3463 3464 3465 3466 3467 3468 3469 3470 3471 3472 3473 3474 3475 3476 3477 3478 3479 3480 3481 3482 3483 3484 3485 3486 3487 3488 3489 3490 3491 3492 3493 3494 3495 3496 3497 3498 3499 3500 3501 3502 3503 3504 3505 3506 3507 3508 3509 3510 3511 3512 3513 3514 3515 3516 3517 3518 3519 3520 3521 3522 3523 3524 3525 3526 3527 3528 3529 3530 3531 3532 3533 3534 3535 3536 3537 3538 3539 3540 3541 3542 3543 3544 3545 3546 3547 3548 3549 3550 3551 3552 3553 3554 3555 3556 3557 3558 3559 3560 3561 3562 3563 3564 3565 3566 3567 3568 3569 3570 3571 3572 3573 3574 3575 3576 3577 3578 3579 3580 3581 3582 3583 3584 3585 3586 3587 3588 3589 3590 3591 3592 3593 3594 3595 3596 3597 3598 3599 3600 3601 3602 3603 3604 3605 3606
|
/* SPDX-License-Identifier: BSD-3-Clause
* Copyright(c) 2014-2023 Broadcom
* All rights reserved.
*/
#include "bnxt.h"
#include "ulp_template_db_enum.h"
#include "ulp_template_struct.h"
#include "bnxt_ulp.h"
#include "bnxt_ulp_utils.h"
#include "bnxt_tf_common.h"
#include "bnxt_tf_pmd_shim.h"
#include "ulp_rte_parser.h"
#include "ulp_matcher.h"
#include "ulp_utils.h"
#include "tfp.h"
#include "ulp_port_db.h"
#include "ulp_flow_db.h"
#include "ulp_mapper.h"
#include "ulp_tun.h"
#include "ulp_template_db_tbl.h"
/* Local defines for the parsing functions */
#define ULP_VLAN_PRIORITY_SHIFT 13 /* First 3 bits */
#define ULP_VLAN_PRIORITY_MASK 0x700
#define ULP_VLAN_TAG_MASK 0xFFF /* Last 12 bits*/
#define ULP_UDP_PORT_VXLAN 4789
#define ULP_UDP_PORT_VXLAN_MASK 0xFFFF
#define ULP_UDP_PORT_VXLAN_GPE 4790
#define ULP_UDP_PORT_VXLAN_GPE_MASK 0xFFFF
#define ULP_UDP_PORT_GENEVE 6081
#define ULP_UDP_PORT_GENEVE_MASK 0xFFFF
/* GRE cks_rsvd0_ver bits */
#define ULP_GRE_CKS_RSVD0_VER_HDR_KEY_BIT 0x2000
/**
* Geneve header first 16Bit
* Version (2b), length of the options fields (6b), OAM packet (1b),
* critical options present (1b), reserved 0 (6b).
*/
#define ULP_GENEVE_OPT_MAX_SIZE 6 /* HW only supports 6 words */
#define ULP_GENEVE_OPTLEN_MASK 0x3F
#define ULP_GENEVE_OPTLEN_SHIFT 8
#define ULP_GENEVE_OPTLEN_VAL(a) \
(((a) >> (ULP_GENEVE_OPTLEN_SHIFT)) & (ULP_GENEVE_OPTLEN_MASK))
/* Utility function to skip the void items. */
static inline int32_t
ulp_rte_item_skip_void(const struct rte_flow_item **item, uint32_t increment)
{
if (!*item)
return 0;
if (increment)
(*item)++;
while ((*item) && (*item)->type == RTE_FLOW_ITEM_TYPE_VOID)
(*item)++;
if (*item)
return 1;
return 0;
}
/* Utility function to copy field spec items */
static inline struct ulp_rte_hdr_field *
ulp_rte_parser_fld_copy(struct ulp_rte_hdr_field *field,
const void *buffer,
uint32_t size)
{
field->size = size;
memcpy(field->spec, buffer, field->size);
field++;
return field;
}
/* Utility function to update the field_bitmap */
static void
ulp_rte_parser_field_bitmap_update(struct ulp_rte_parser_params *params,
uint32_t idx,
enum bnxt_ulp_prsr_action prsr_act)
{
struct ulp_rte_hdr_field *field;
field = ¶ms->hdr_field[idx];
if (ulp_bitmap_notzero(field->mask, field->size)) {
ULP_INDEX_BITMAP_SET(params->fld_bitmap.bits, idx);
if (!(prsr_act & ULP_PRSR_ACT_MATCH_IGNORE))
ULP_INDEX_BITMAP_SET(params->fld_s_bitmap.bits, idx);
/* Not exact match */
if (!ulp_bitmap_is_ones(field->mask, field->size))
ULP_COMP_FLD_IDX_WR(params,
BNXT_ULP_CF_IDX_WC_MATCH, 1);
} else {
ULP_INDEX_BITMAP_RESET(params->fld_bitmap.bits, idx);
}
}
#define ulp_deference_struct(x, y) ((x) ? &((x)->y) : NULL)
/* Utility function to copy field spec and masks items */
static inline void
ulp_rte_prsr_fld_mask(struct ulp_rte_parser_params *params,
uint32_t *idx,
uint32_t size,
const void *spec_buff,
const void *mask_buff,
enum bnxt_ulp_prsr_action prsr_act)
{
struct ulp_rte_hdr_field *field = ¶ms->hdr_field[*idx];
/* update the field size */
field->size = size;
/* copy the mask specifications only if mask is not null */
if (!(prsr_act & ULP_PRSR_ACT_MASK_IGNORE) && mask_buff &&
spec_buff && ulp_bitmap_notzero(spec_buff, size)) {
memcpy(field->mask, mask_buff, size);
ulp_rte_parser_field_bitmap_update(params, *idx, prsr_act);
}
/* copy the protocol specifications only if mask is not null*/
if (spec_buff && mask_buff && ulp_bitmap_notzero(mask_buff, size))
memcpy(field->spec, spec_buff, size);
/* Increment the index */
*idx = *idx + 1;
}
/* Utility function to copy field spec and masks items */
static inline int32_t
ulp_rte_prsr_fld_size_validate(struct ulp_rte_parser_params *params,
uint32_t *idx,
uint32_t size)
{
if (unlikely(params->field_idx + size >= BNXT_ULP_PROTO_HDR_MAX)) {
BNXT_DRV_DBG(ERR, "OOB for field processing %u\n", *idx);
return -EINVAL;
}
*idx = params->field_idx;
params->field_idx += size;
return 0;
}
/*
* Function to handle the parsing of RTE Flows and placing
* the RTE flow items into the ulp structures.
*/
int32_t
bnxt_ulp_rte_parser_hdr_parse(const struct rte_flow_item pattern[],
struct ulp_rte_parser_params *params)
{
const struct rte_flow_item *item = pattern;
struct bnxt_ulp_rte_hdr_info *hdr_info;
params->field_idx = BNXT_ULP_PROTO_HDR_SVIF_NUM;
/* Parse all the items in the pattern */
while (item && item->type != RTE_FLOW_ITEM_TYPE_END) {
if (item->type >= (typeof(item->type))
BNXT_RTE_FLOW_ITEM_TYPE_END) {
if (item->type >=
(typeof(item->type))BNXT_RTE_FLOW_ITEM_TYPE_LAST)
goto hdr_parser_error;
/* get the header information */
hdr_info = &ulp_vendor_hdr_info[item->type -
BNXT_RTE_FLOW_ITEM_TYPE_END];
} else {
if (item->type > RTE_FLOW_ITEM_TYPE_ECPRI)
goto hdr_parser_error;
hdr_info = &ulp_hdr_info[item->type];
}
if (hdr_info->hdr_type == BNXT_ULP_HDR_TYPE_NOT_SUPPORTED) {
goto hdr_parser_error;
} else if (hdr_info->hdr_type == BNXT_ULP_HDR_TYPE_SUPPORTED) {
/* call the registered callback handler */
if (hdr_info->proto_hdr_func) {
if (hdr_info->proto_hdr_func(item, params) !=
BNXT_TF_RC_SUCCESS) {
return BNXT_TF_RC_ERROR;
}
}
}
item++;
}
/* update the implied SVIF */
return ulp_rte_parser_implicit_match_port_process(params);
hdr_parser_error:
BNXT_DRV_DBG(ERR, "Truflow parser does not support type %d\n",
item->type);
return BNXT_TF_RC_PARSE_ERR;
}
/*
* Function to handle the parsing of RTE Flows and placing
* the RTE flow actions into the ulp structures.
*/
int32_t
bnxt_ulp_rte_parser_act_parse(const struct rte_flow_action actions[],
struct ulp_rte_parser_params *params)
{
const struct rte_flow_action *action_item = actions;
struct bnxt_ulp_rte_act_info *hdr_info;
/* Parse all the items in the pattern */
while (action_item && action_item->type != RTE_FLOW_ACTION_TYPE_END) {
if (action_item->type >=
(typeof(action_item->type))BNXT_RTE_FLOW_ACTION_TYPE_END) {
if (action_item->type >=
(typeof(action_item->type))BNXT_RTE_FLOW_ACTION_TYPE_LAST)
goto act_parser_error;
/* get the header information from bnxt actinfo table */
hdr_info = &ulp_vendor_act_info[action_item->type -
BNXT_RTE_FLOW_ACTION_TYPE_END];
} else {
if (action_item->type > RTE_FLOW_ACTION_TYPE_REPRESENTED_PORT)
goto act_parser_error;
/* get the header information from the act info table */
hdr_info = &ulp_act_info[action_item->type];
}
if (hdr_info->act_type == BNXT_ULP_ACT_TYPE_NOT_SUPPORTED) {
goto act_parser_error;
} else if (hdr_info->act_type == BNXT_ULP_ACT_TYPE_SUPPORTED) {
/* call the registered callback handler */
if (hdr_info->proto_act_func) {
if (hdr_info->proto_act_func(action_item,
params) !=
BNXT_TF_RC_SUCCESS) {
return BNXT_TF_RC_ERROR;
}
}
}
action_item++;
}
/* update the implied port details */
ulp_rte_parser_implicit_act_port_process(params);
return BNXT_TF_RC_SUCCESS;
act_parser_error:
BNXT_DRV_DBG(ERR, "Truflow parser does not support act %u\n",
action_item->type);
return BNXT_TF_RC_ERROR;
}
/*
* Function to handle the post processing of the computed
* fields for the interface.
*/
static void
bnxt_ulp_comp_fld_intf_update(struct ulp_rte_parser_params *params)
{
uint32_t ifindex;
uint16_t port_id, parif, svif;
uint32_t mtype;
enum bnxt_ulp_direction_type dir;
/* get the direction details */
dir = ULP_COMP_FLD_IDX_RD(params, BNXT_ULP_CF_IDX_DIRECTION);
/* read the port id details */
port_id = ULP_COMP_FLD_IDX_RD(params, BNXT_ULP_CF_IDX_INCOMING_IF);
if (ulp_port_db_dev_port_to_ulp_index(params->ulp_ctx,
port_id,
&ifindex)) {
BNXT_DRV_DBG(ERR, "ParseErr:Portid is not valid\n");
return;
}
if (dir == BNXT_ULP_DIR_INGRESS) {
/* Set port PARIF */
if (ulp_port_db_parif_get(params->ulp_ctx, ifindex,
BNXT_ULP_DRV_FUNC_PARIF, &parif)) {
BNXT_DRV_DBG(ERR, "ParseErr:ifindex is not valid\n");
return;
}
/* Note:
* We save the drv_func_parif into CF_IDX of phy_port_parif,
* since that index is currently referenced by ingress templates
* for datapath flows. If in the future we change the parser to
* save it in the CF_IDX of drv_func_parif we also need to update
* the template.
* WARNING: Two VFs on same parent PF will not work, as the parif is
* based on fw fid of the parent PF.
*/
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_PHY_PORT_PARIF,
parif);
/* Set port SVIF */
if (ulp_port_db_svif_get(params->ulp_ctx, ifindex,
BNXT_ULP_PHY_PORT_SVIF, &svif)) {
BNXT_DRV_DBG(ERR, "ParseErr:ifindex is not valid\n");
return;
}
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_PHY_PORT_SVIF,
svif);
} else {
/* Get the match port type */
mtype = ULP_COMP_FLD_IDX_RD(params,
BNXT_ULP_CF_IDX_MATCH_PORT_TYPE);
if (mtype == BNXT_ULP_INTF_TYPE_VF_REP) {
ULP_COMP_FLD_IDX_WR(params,
BNXT_ULP_CF_IDX_MATCH_PORT_IS_VFREP,
1);
/* Set VF func PARIF */
if (ulp_port_db_parif_get(params->ulp_ctx, ifindex,
BNXT_ULP_VF_FUNC_PARIF,
&parif)) {
BNXT_DRV_DBG(ERR,
"ParseErr:ifindex is not valid\n");
return;
}
ULP_COMP_FLD_IDX_WR(params,
BNXT_ULP_CF_IDX_VF_FUNC_PARIF,
parif);
/* Set VF func SVIF */
if (ulp_port_db_svif_get(params->ulp_ctx, ifindex,
BNXT_ULP_CF_IDX_VF_FUNC_SVIF, &svif)) {
BNXT_DRV_DBG(ERR, "ParseErr:ifindex is not valid\n");
return;
}
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_VF_FUNC_SVIF,
svif);
} else {
/* Set DRV func PARIF */
if (ulp_port_db_parif_get(params->ulp_ctx, ifindex,
BNXT_ULP_DRV_FUNC_PARIF,
&parif)) {
BNXT_DRV_DBG(ERR,
"ParseErr:ifindex is not valid\n");
return;
}
ULP_COMP_FLD_IDX_WR(params,
BNXT_ULP_CF_IDX_DRV_FUNC_PARIF,
parif);
/* Set DRV SVIF */
if (ulp_port_db_svif_get(params->ulp_ctx, ifindex,
BNXT_ULP_DRV_FUNC_SVIF, &svif)) {
BNXT_DRV_DBG(ERR, "ParseErr:ifindex is not valid\n");
return;
}
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_DRV_FUNC_SVIF,
svif);
}
if (mtype == BNXT_ULP_INTF_TYPE_PF) {
ULP_COMP_FLD_IDX_WR(params,
BNXT_ULP_CF_IDX_MATCH_PORT_IS_PF,
1);
}
}
}
static int32_t
ulp_post_process_normal_flow(struct ulp_rte_parser_params *params)
{
enum bnxt_ulp_intf_type match_port_type, act_port_type;
enum bnxt_ulp_direction_type dir;
uint32_t act_port_set;
/* Get the computed details */
dir = ULP_COMP_FLD_IDX_RD(params, BNXT_ULP_CF_IDX_DIRECTION);
match_port_type = ULP_COMP_FLD_IDX_RD(params,
BNXT_ULP_CF_IDX_MATCH_PORT_TYPE);
act_port_type = ULP_COMP_FLD_IDX_RD(params,
BNXT_ULP_CF_IDX_ACT_PORT_TYPE);
act_port_set = ULP_COMP_FLD_IDX_RD(params,
BNXT_ULP_CF_IDX_ACT_PORT_IS_SET);
/* set the flow direction in the proto and action header */
if (dir == BNXT_ULP_DIR_EGRESS) {
ULP_BITMAP_SET(params->hdr_bitmap.bits,
BNXT_ULP_FLOW_DIR_BITMASK_EGR);
ULP_BITMAP_SET(params->act_bitmap.bits,
BNXT_ULP_FLOW_DIR_BITMASK_EGR);
} else {
ULP_BITMAP_SET(params->hdr_bitmap.bits,
BNXT_ULP_FLOW_DIR_BITMASK_ING);
ULP_BITMAP_SET(params->act_bitmap.bits,
BNXT_ULP_FLOW_DIR_BITMASK_ING);
}
/* Evaluate the VF to VF flag */
if (act_port_set && act_port_type == BNXT_ULP_INTF_TYPE_VF_REP &&
match_port_type == BNXT_ULP_INTF_TYPE_VF_REP) {
if (!ULP_BITMAP_ISSET(params->act_bitmap.bits,
BNXT_ULP_ACT_BIT_MULTIPLE_PORT)) {
ULP_BITMAP_SET(params->act_bitmap.bits,
BNXT_ULP_ACT_BIT_VF_TO_VF);
} else {
if (ULP_COMP_FLD_IDX_RD(params, BNXT_ULP_CF_IDX_MP_A_IS_VFREP) &&
ULP_COMP_FLD_IDX_RD(params, BNXT_ULP_CF_IDX_MP_B_IS_VFREP))
ULP_BITMAP_SET(params->act_bitmap.bits,
BNXT_ULP_ACT_BIT_VF_TO_VF);
else
ULP_BITMAP_RESET(params->act_bitmap.bits,
BNXT_ULP_ACT_BIT_VF_TO_VF);
}
}
/* Update the decrement ttl computational fields */
if (ULP_BITMAP_ISSET(params->act_bitmap.bits,
BNXT_ULP_ACT_BIT_DEC_TTL)) {
/*
* Check that vxlan proto is included and vxlan decap
* action is not set then decrement tunnel ttl.
* Similarly add GRE and NVGRE in future.
*/
if ((ULP_BITMAP_ISSET(params->hdr_bitmap.bits,
BNXT_ULP_HDR_BIT_T_VXLAN) &&
!ULP_BITMAP_ISSET(params->act_bitmap.bits,
BNXT_ULP_ACT_BIT_VXLAN_DECAP))) {
ULP_COMP_FLD_IDX_WR(params,
BNXT_ULP_CF_IDX_ACT_T_DEC_TTL, 1);
} else {
ULP_COMP_FLD_IDX_WR(params,
BNXT_ULP_CF_IDX_ACT_DEC_TTL, 1);
}
}
/* Merge the hdr_fp_bit into the proto header bit */
params->hdr_bitmap.bits |= params->hdr_fp_bit.bits;
/* Update the comp fld fid */
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_FID, params->fid);
/* set the L2 context usage shall change it later */
ULP_BITMAP_SET(params->cf_bitmap, BNXT_ULP_CF_BIT_L2_CNTXT_ID);
/* Update the computed interface parameters */
bnxt_ulp_comp_fld_intf_update(params);
/* TBD: Handle the flow rejection scenarios */
return 0;
}
/*
* Function to handle the post processing of the parsing details
*/
void
bnxt_ulp_rte_parser_post_process(struct ulp_rte_parser_params *params)
{
ulp_post_process_normal_flow(params);
}
/*
* Function to compute the flow direction based on the match port details
*/
static void
bnxt_ulp_rte_parser_direction_compute(struct ulp_rte_parser_params *params)
{
enum bnxt_ulp_intf_type match_port_type;
/* Get the match port type */
match_port_type = ULP_COMP_FLD_IDX_RD(params,
BNXT_ULP_CF_IDX_MATCH_PORT_TYPE);
/* If ingress flow and matchport is vf rep then dir is egress*/
if ((params->dir_attr & BNXT_ULP_FLOW_ATTR_INGRESS) &&
match_port_type == BNXT_ULP_INTF_TYPE_VF_REP) {
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_DIRECTION,
BNXT_ULP_DIR_EGRESS);
} else {
/* Assign the input direction */
if (params->dir_attr & BNXT_ULP_FLOW_ATTR_INGRESS)
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_DIRECTION,
BNXT_ULP_DIR_INGRESS);
else if (params->dir_attr & BNXT_ULP_FLOW_ATTR_EGRESS)
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_DIRECTION,
BNXT_ULP_DIR_EGRESS);
else if (match_port_type == BNXT_ULP_INTF_TYPE_VF_REP)
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_DIRECTION,
BNXT_ULP_DIR_EGRESS);
else
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_DIRECTION,
BNXT_ULP_DIR_INGRESS);
}
}
/* Function to handle the parsing of RTE Flow item PF Header. */
static int32_t
ulp_rte_parser_svif_set(struct ulp_rte_parser_params *params,
uint32_t ifindex,
uint16_t mask,
enum bnxt_ulp_direction_type item_dir)
{
uint16_t svif;
enum bnxt_ulp_direction_type dir;
struct ulp_rte_hdr_field *hdr_field;
enum bnxt_ulp_svif_type svif_type;
enum bnxt_ulp_intf_type port_type;
if (ULP_COMP_FLD_IDX_RD(params, BNXT_ULP_CF_IDX_SVIF_FLAG) !=
BNXT_ULP_INVALID_SVIF_VAL) {
BNXT_DRV_DBG(ERR,
"SVIF already set,multiple source not support'd\n");
return BNXT_TF_RC_ERROR;
}
/* Get port type details */
port_type = ulp_port_db_port_type_get(params->ulp_ctx, ifindex);
if (port_type == BNXT_ULP_INTF_TYPE_INVALID) {
BNXT_DRV_DBG(ERR, "Invalid port type\n");
return BNXT_TF_RC_ERROR;
}
/* Update the match port type */
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_MATCH_PORT_TYPE, port_type);
/* compute the direction */
bnxt_ulp_rte_parser_direction_compute(params);
/* Get the computed direction */
dir = (item_dir != BNXT_ULP_DIR_INVALID) ? item_dir :
ULP_COMP_FLD_IDX_RD(params, BNXT_ULP_CF_IDX_DIRECTION);
if (dir == BNXT_ULP_DIR_INGRESS &&
port_type != BNXT_ULP_INTF_TYPE_VF_REP) {
svif_type = BNXT_ULP_PHY_PORT_SVIF;
} else {
if (port_type == BNXT_ULP_INTF_TYPE_VF_REP &&
item_dir != BNXT_ULP_DIR_EGRESS)
svif_type = BNXT_ULP_VF_FUNC_SVIF;
else
svif_type = BNXT_ULP_DRV_FUNC_SVIF;
}
if (ulp_port_db_svif_get(params->ulp_ctx, ifindex,
svif_type, &svif)) {
BNXT_DRV_DBG(ERR, "ParseErr:ifindex is not valid\n");
return BNXT_TF_RC_ERROR;
}
svif = rte_cpu_to_be_16(svif);
mask = rte_cpu_to_be_16(mask);
hdr_field = ¶ms->hdr_field[BNXT_ULP_PROTO_HDR_FIELD_SVIF_IDX];
memcpy(hdr_field->spec, &svif, sizeof(svif));
memcpy(hdr_field->mask, &mask, sizeof(mask));
hdr_field->size = sizeof(svif);
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_SVIF_FLAG,
rte_be_to_cpu_16(svif));
return BNXT_TF_RC_SUCCESS;
}
/* Function to handle the parsing of the RTE port id */
int32_t
ulp_rte_parser_implicit_match_port_process(struct ulp_rte_parser_params *params)
{
uint16_t port_id = 0;
uint16_t svif_mask = 0xFFFF;
uint32_t ifindex;
int32_t rc = BNXT_TF_RC_ERROR;
if (ULP_COMP_FLD_IDX_RD(params, BNXT_ULP_CF_IDX_SVIF_FLAG) !=
BNXT_ULP_INVALID_SVIF_VAL)
return BNXT_TF_RC_SUCCESS;
/* SVIF not set. So get the port id */
port_id = ULP_COMP_FLD_IDX_RD(params, BNXT_ULP_CF_IDX_INCOMING_IF);
if (ulp_port_db_dev_port_to_ulp_index(params->ulp_ctx,
port_id,
&ifindex)) {
BNXT_DRV_DBG(ERR, "ParseErr:Portid is not valid\n");
return rc;
}
/* Update the SVIF details */
rc = ulp_rte_parser_svif_set(params, ifindex, svif_mask,
BNXT_ULP_DIR_INVALID);
return rc;
}
/* Function to handle the implicit action port id */
int32_t
ulp_rte_parser_implicit_act_port_process(struct ulp_rte_parser_params *params)
{
struct rte_flow_action action_item = {0};
struct rte_flow_action_port_id port_id = {0};
/* Read the action port set bit */
if (ULP_COMP_FLD_IDX_RD(params, BNXT_ULP_CF_IDX_ACT_PORT_IS_SET)) {
/* Already set, so just exit */
return BNXT_TF_RC_SUCCESS;
}
port_id.id = ULP_COMP_FLD_IDX_RD(params, BNXT_ULP_CF_IDX_INCOMING_IF);
action_item.type = RTE_FLOW_ACTION_TYPE_PORT_ID;
action_item.conf = &port_id;
/* Update the action port based on incoming port */
ulp_rte_port_act_handler(&action_item, params);
/* Reset the action port set bit */
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_ACT_PORT_IS_SET, 0);
return BNXT_TF_RC_SUCCESS;
}
/* Parse items PORT_ID, PORT_REPRESENTOR and REPRESENTED_PORT. */
int32_t
ulp_rte_port_hdr_handler(const struct rte_flow_item *item,
struct ulp_rte_parser_params *params)
{
enum bnxt_ulp_direction_type item_dir;
uint16_t ethdev_id;
uint16_t mask = 0;
uint32_t ifindex;
int32_t rc = BNXT_TF_RC_PARSE_ERR;
if (!item->spec) {
BNXT_DRV_DBG(ERR, "ParseErr:Port spec is not valid\n");
return rc;
}
if (!item->mask) {
BNXT_DRV_DBG(ERR, "ParseErr:Port mask is not valid\n");
return rc;
}
switch (item->type) {
case RTE_FLOW_ITEM_TYPE_PORT_ID: {
const struct rte_flow_item_port_id *port_spec = item->spec;
const struct rte_flow_item_port_id *port_mask = item->mask;
item_dir = BNXT_ULP_DIR_INVALID;
ethdev_id = port_spec->id;
mask = port_mask->id;
if (!port_mask->id) {
ULP_BITMAP_SET(params->hdr_bitmap.bits, BNXT_ULP_HDR_BIT_SVIF_IGNORE);
}
break;
}
case RTE_FLOW_ITEM_TYPE_PORT_REPRESENTOR: {
const struct rte_flow_item_ethdev *ethdev_spec = item->spec;
const struct rte_flow_item_ethdev *ethdev_mask = item->mask;
item_dir = BNXT_ULP_DIR_INGRESS;
ethdev_id = ethdev_spec->port_id;
mask = ethdev_mask->port_id;
break;
}
case RTE_FLOW_ITEM_TYPE_REPRESENTED_PORT: {
const struct rte_flow_item_ethdev *ethdev_spec = item->spec;
const struct rte_flow_item_ethdev *ethdev_mask = item->mask;
item_dir = BNXT_ULP_DIR_EGRESS;
ethdev_id = ethdev_spec->port_id;
mask = ethdev_mask->port_id;
break;
}
default:
BNXT_DRV_DBG(ERR, "ParseErr:Unexpected item\n");
return rc;
}
/* perform the conversion from dpdk port to bnxt ifindex */
if (ulp_port_db_dev_port_to_ulp_index(params->ulp_ctx,
ethdev_id,
&ifindex)) {
BNXT_DRV_DBG(ERR, "ParseErr:Portid is not valid\n");
return rc;
}
/* Update the SVIF details */
return ulp_rte_parser_svif_set(params, ifindex, mask, item_dir);
}
/* Function to handle the update of proto header based on field values */
static void
ulp_rte_l2_proto_type_update(struct ulp_rte_parser_params *param,
uint16_t type, uint32_t in_flag,
uint32_t has_vlan, uint32_t has_vlan_mask)
{
#define ULP_RTE_ETHER_TYPE_ROE 0xfc3d
if (type == tfp_cpu_to_be_16(RTE_ETHER_TYPE_IPV4)) {
if (in_flag) {
ULP_BITMAP_SET(param->hdr_fp_bit.bits,
BNXT_ULP_HDR_BIT_I_IPV4);
ULP_COMP_FLD_IDX_WR(param, BNXT_ULP_CF_IDX_I_L3, 1);
} else {
ULP_BITMAP_SET(param->hdr_fp_bit.bits,
BNXT_ULP_HDR_BIT_O_IPV4);
ULP_COMP_FLD_IDX_WR(param, BNXT_ULP_CF_IDX_O_L3, 1);
}
} else if (type == tfp_cpu_to_be_16(RTE_ETHER_TYPE_IPV6)) {
if (in_flag) {
ULP_BITMAP_SET(param->hdr_fp_bit.bits,
BNXT_ULP_HDR_BIT_I_IPV6);
ULP_COMP_FLD_IDX_WR(param, BNXT_ULP_CF_IDX_I_L3, 1);
} else {
ULP_BITMAP_SET(param->hdr_fp_bit.bits,
BNXT_ULP_HDR_BIT_O_IPV6);
ULP_COMP_FLD_IDX_WR(param, BNXT_ULP_CF_IDX_O_L3, 1);
}
} else if (type == tfp_cpu_to_be_16(RTE_ETHER_TYPE_VLAN)) {
has_vlan_mask = 1;
has_vlan = 1;
} else if (type == tfp_cpu_to_be_16(RTE_ETHER_TYPE_ECPRI)) {
/* Update the hdr_bitmap with eCPRI */
ULP_BITMAP_SET(param->hdr_fp_bit.bits,
BNXT_ULP_HDR_BIT_O_ECPRI);
} else if (type == tfp_cpu_to_be_16(ULP_RTE_ETHER_TYPE_ROE)) {
/* Update the hdr_bitmap with RoE */
ULP_BITMAP_SET(param->hdr_fp_bit.bits,
BNXT_ULP_HDR_BIT_O_ROE);
}
if (has_vlan_mask) {
if (in_flag) {
ULP_COMP_FLD_IDX_WR(param, BNXT_ULP_CF_IDX_I_HAS_VTAG,
has_vlan);
ULP_COMP_FLD_IDX_WR(param,
BNXT_ULP_CF_IDX_I_VLAN_NO_IGNORE,
1);
} else {
ULP_COMP_FLD_IDX_WR(param, BNXT_ULP_CF_IDX_O_HAS_VTAG,
has_vlan);
ULP_COMP_FLD_IDX_WR(param,
BNXT_ULP_CF_IDX_O_VLAN_NO_IGNORE,
1);
}
}
}
/* Internal Function to identify broadcast or multicast packets */
static int32_t
ulp_rte_parser_is_bcmc_addr(const struct rte_ether_addr *eth_addr)
{
if (rte_is_multicast_ether_addr(eth_addr) ||
rte_is_broadcast_ether_addr(eth_addr)) {
BNXT_DRV_DBG(DEBUG,
"No support for bcast or mcast addr offload\n");
return 1;
}
return 0;
}
/* Function to handle the parsing of RTE Flow item Ethernet Header. */
int32_t
ulp_rte_eth_hdr_handler(const struct rte_flow_item *item,
struct ulp_rte_parser_params *params)
{
const struct rte_flow_item_eth *eth_spec = item->spec;
const struct rte_flow_item_eth *eth_mask = item->mask;
uint32_t idx = 0, dmac_idx = 0;
uint32_t size;
uint16_t eth_type = 0;
uint32_t inner_flag = 0;
uint32_t has_vlan = 0, has_vlan_mask = 0;
/* Perform validations */
if (eth_spec) {
/* Avoid multicast and broadcast addr */
if (!ULP_APP_BC_MC_SUPPORT(params->ulp_ctx) &&
ulp_rte_parser_is_bcmc_addr(ð_spec->hdr.dst_addr))
return BNXT_TF_RC_PARSE_ERR;
if (!ULP_APP_BC_MC_SUPPORT(params->ulp_ctx) &&
ulp_rte_parser_is_bcmc_addr(ð_spec->hdr.src_addr))
return BNXT_TF_RC_PARSE_ERR;
eth_type = eth_spec->hdr.ether_type;
has_vlan = eth_spec->has_vlan;
}
/* If mask is not specified then use the default mask */
if (eth_spec && !eth_mask)
eth_mask = &rte_flow_item_eth_mask;
if (eth_mask) {
eth_type &= eth_mask->type;
has_vlan_mask = eth_mask->has_vlan;
}
if (unlikely(ulp_rte_prsr_fld_size_validate(params, &idx,
BNXT_ULP_PROTO_HDR_ETH_NUM))) {
BNXT_DRV_DBG(ERR, "Error parsing protocol header\n");
return BNXT_TF_RC_ERROR;
}
/*
* Copy the rte_flow_item for eth into hdr_field using ethernet
* header fields
*/
dmac_idx = idx;
size = sizeof(((struct rte_flow_item_eth *)NULL)->hdr.dst_addr.addr_bytes);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(eth_spec, hdr.dst_addr.addr_bytes),
ulp_deference_struct(eth_mask, hdr.dst_addr.addr_bytes),
ULP_PRSR_ACT_DEFAULT);
size = sizeof(((struct rte_flow_item_eth *)NULL)->hdr.src_addr.addr_bytes);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(eth_spec, hdr.src_addr.addr_bytes),
ulp_deference_struct(eth_mask, hdr.src_addr.addr_bytes),
ULP_PRSR_ACT_DEFAULT);
size = sizeof(((struct rte_flow_item_eth *)NULL)->hdr.ether_type);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(eth_spec, hdr.ether_type),
ulp_deference_struct(eth_mask, hdr.ether_type),
(ULP_APP_TOS_PROTO_SUPPORT(params->ulp_ctx)) ?
ULP_PRSR_ACT_DEFAULT : ULP_PRSR_ACT_MATCH_IGNORE);
/* Update the protocol hdr bitmap */
if (ULP_BITMAP_ISSET(params->hdr_bitmap.bits,
BNXT_ULP_HDR_BIT_O_ETH) ||
ULP_BITMAP_ISSET(params->hdr_bitmap.bits,
BNXT_ULP_HDR_BIT_O_IPV4) ||
ULP_BITMAP_ISSET(params->hdr_bitmap.bits,
BNXT_ULP_HDR_BIT_O_IPV6) ||
ULP_BITMAP_ISSET(params->hdr_bitmap.bits,
BNXT_ULP_HDR_BIT_O_UDP) ||
ULP_BITMAP_ISSET(params->hdr_bitmap.bits,
BNXT_ULP_HDR_BIT_O_TCP)) {
ULP_BITMAP_SET(params->hdr_bitmap.bits, BNXT_ULP_HDR_BIT_I_ETH);
inner_flag = 1;
} else {
ULP_BITMAP_SET(params->hdr_bitmap.bits, BNXT_ULP_HDR_BIT_O_ETH);
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_TUN_OFF_DMAC_ID,
dmac_idx);
}
/* Update the field protocol hdr bitmap */
ulp_rte_l2_proto_type_update(params, eth_type, inner_flag,
has_vlan, has_vlan_mask);
return BNXT_TF_RC_SUCCESS;
}
/* Function to handle the parsing of RTE Flow item Vlan Header. */
int32_t
ulp_rte_vlan_hdr_handler(const struct rte_flow_item *item,
struct ulp_rte_parser_params *params)
{
const struct rte_flow_item_vlan *vlan_spec = item->spec;
const struct rte_flow_item_vlan *vlan_mask = item->mask;
struct ulp_rte_hdr_bitmap *hdr_bit;
uint32_t idx = 0;
uint16_t vlan_tag = 0, priority = 0;
uint16_t vlan_tag_mask = 0, priority_mask = 0;
uint32_t outer_vtag_num;
uint32_t inner_vtag_num;
uint16_t eth_type = 0;
uint32_t inner_flag = 0;
uint32_t size;
if (vlan_spec) {
vlan_tag = ntohs(vlan_spec->hdr.vlan_tci);
priority = htons(vlan_tag >> ULP_VLAN_PRIORITY_SHIFT);
vlan_tag &= ULP_VLAN_TAG_MASK;
vlan_tag = htons(vlan_tag);
eth_type = vlan_spec->hdr.eth_proto;
}
/* assign default vlan mask if spec is valid and mask is not */
if (vlan_spec && !vlan_mask)
vlan_mask = &rte_flow_item_vlan_mask;
if (vlan_mask) {
vlan_tag_mask = ntohs(vlan_mask->tci);
priority_mask = htons(vlan_tag_mask >> ULP_VLAN_PRIORITY_SHIFT);
vlan_tag_mask &= 0xfff;
/*
* the storage for priority and vlan tag is 2 bytes
* The mask of priority which is 3 bits if it is all 1's
* then make the rest bits 13 bits as 1's
* so that it is matched as exact match.
*/
if (priority_mask == ULP_VLAN_PRIORITY_MASK)
priority_mask |= ~ULP_VLAN_PRIORITY_MASK;
if (vlan_tag_mask == ULP_VLAN_TAG_MASK)
vlan_tag_mask |= ~ULP_VLAN_TAG_MASK;
vlan_tag_mask = htons(vlan_tag_mask);
}
if (unlikely(ulp_rte_prsr_fld_size_validate(params, &idx,
BNXT_ULP_PROTO_HDR_S_VLAN_NUM))) {
BNXT_DRV_DBG(ERR, "Error parsing protocol header\n");
return BNXT_TF_RC_ERROR;
}
/*
* Copy the rte_flow_item for vlan into hdr_field using Vlan
* header fields
*/
size = sizeof(((struct rte_flow_item_vlan *)NULL)->hdr.vlan_tci);
/*
* The priority field is ignored since OVS is setting it as
* wild card match and it is not supported. This is a work
* around and shall be addressed in the future.
*/
ulp_rte_prsr_fld_mask(params, &idx, size,
&priority,
(vlan_mask) ? &priority_mask : NULL,
ULP_PRSR_ACT_MASK_IGNORE);
ulp_rte_prsr_fld_mask(params, &idx, size,
&vlan_tag,
(vlan_mask) ? &vlan_tag_mask : NULL,
ULP_PRSR_ACT_DEFAULT);
size = sizeof(((struct rte_flow_item_vlan *)NULL)->hdr.eth_proto);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(vlan_spec, hdr.eth_proto),
ulp_deference_struct(vlan_mask, hdr.eth_proto),
ULP_PRSR_ACT_MATCH_IGNORE);
/* Get the outer tag and inner tag counts */
outer_vtag_num = ULP_COMP_FLD_IDX_RD(params,
BNXT_ULP_CF_IDX_O_VTAG_NUM);
inner_vtag_num = ULP_COMP_FLD_IDX_RD(params,
BNXT_ULP_CF_IDX_I_VTAG_NUM);
/* Update the hdr_bitmap of the vlans */
hdr_bit = ¶ms->hdr_bitmap;
if (ULP_BITMAP_ISSET(hdr_bit->bits, BNXT_ULP_HDR_BIT_O_ETH) &&
!ULP_BITMAP_ISSET(hdr_bit->bits, BNXT_ULP_HDR_BIT_I_ETH) &&
!outer_vtag_num) {
/* Update the vlan tag num */
outer_vtag_num++;
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_O_VTAG_NUM,
outer_vtag_num);
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_O_HAS_VTAG, 1);
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_O_ONE_VTAG, 1);
ULP_BITMAP_SET(params->hdr_bitmap.bits,
BNXT_ULP_HDR_BIT_OO_VLAN);
if (vlan_mask && vlan_tag_mask)
ULP_COMP_FLD_IDX_WR(params,
BNXT_ULP_CF_IDX_OO_VLAN_FB_VID, 1);
} else if (ULP_BITMAP_ISSET(hdr_bit->bits, BNXT_ULP_HDR_BIT_O_ETH) &&
!ULP_BITMAP_ISSET(hdr_bit->bits, BNXT_ULP_HDR_BIT_I_ETH) &&
outer_vtag_num == 1) {
/* update the vlan tag num */
outer_vtag_num++;
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_O_VTAG_NUM,
outer_vtag_num);
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_O_TWO_VTAGS, 1);
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_O_ONE_VTAG, 0);
ULP_BITMAP_SET(params->hdr_bitmap.bits,
BNXT_ULP_HDR_BIT_OI_VLAN);
if (vlan_mask && vlan_tag_mask)
ULP_COMP_FLD_IDX_WR(params,
BNXT_ULP_CF_IDX_OI_VLAN_FB_VID, 1);
} else if (ULP_BITMAP_ISSET(hdr_bit->bits, BNXT_ULP_HDR_BIT_O_ETH) &&
ULP_BITMAP_ISSET(hdr_bit->bits, BNXT_ULP_HDR_BIT_I_ETH) &&
!inner_vtag_num) {
/* update the vlan tag num */
inner_vtag_num++;
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_I_VTAG_NUM,
inner_vtag_num);
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_I_HAS_VTAG, 1);
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_I_ONE_VTAG, 1);
ULP_BITMAP_SET(params->hdr_bitmap.bits,
BNXT_ULP_HDR_BIT_IO_VLAN);
if (vlan_mask && vlan_tag_mask)
ULP_COMP_FLD_IDX_WR(params,
BNXT_ULP_CF_IDX_IO_VLAN_FB_VID, 1);
inner_flag = 1;
} else if (ULP_BITMAP_ISSET(hdr_bit->bits, BNXT_ULP_HDR_BIT_O_ETH) &&
ULP_BITMAP_ISSET(hdr_bit->bits, BNXT_ULP_HDR_BIT_I_ETH) &&
inner_vtag_num == 1) {
/* update the vlan tag num */
inner_vtag_num++;
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_I_VTAG_NUM,
inner_vtag_num);
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_I_TWO_VTAGS, 1);
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_I_ONE_VTAG, 0);
ULP_BITMAP_SET(params->hdr_bitmap.bits,
BNXT_ULP_HDR_BIT_II_VLAN);
if (vlan_mask && vlan_tag_mask)
ULP_COMP_FLD_IDX_WR(params,
BNXT_ULP_CF_IDX_II_VLAN_FB_VID, 1);
inner_flag = 1;
} else {
BNXT_DRV_DBG(ERR, "Error Parsing:Vlan hdr found without eth\n");
return BNXT_TF_RC_ERROR;
}
/* Update the field protocol hdr bitmap */
ulp_rte_l2_proto_type_update(params, eth_type, inner_flag, 1, 1);
return BNXT_TF_RC_SUCCESS;
}
/* Function to handle the update of proto header based on field values */
static void
ulp_rte_l3_proto_type_update(struct ulp_rte_parser_params *param,
uint8_t proto, uint32_t in_flag)
{
if (proto == IPPROTO_UDP) {
if (in_flag) {
ULP_BITMAP_SET(param->hdr_fp_bit.bits,
BNXT_ULP_HDR_BIT_I_UDP);
ULP_COMP_FLD_IDX_WR(param, BNXT_ULP_CF_IDX_I_L4, 1);
} else {
ULP_BITMAP_SET(param->hdr_fp_bit.bits,
BNXT_ULP_HDR_BIT_O_UDP);
ULP_COMP_FLD_IDX_WR(param, BNXT_ULP_CF_IDX_O_L4, 1);
}
} else if (proto == IPPROTO_TCP) {
if (in_flag) {
ULP_BITMAP_SET(param->hdr_fp_bit.bits,
BNXT_ULP_HDR_BIT_I_TCP);
ULP_COMP_FLD_IDX_WR(param, BNXT_ULP_CF_IDX_I_L4, 1);
} else {
ULP_BITMAP_SET(param->hdr_fp_bit.bits,
BNXT_ULP_HDR_BIT_O_TCP);
ULP_COMP_FLD_IDX_WR(param, BNXT_ULP_CF_IDX_O_L4, 1);
}
} else if (proto == IPPROTO_GRE) {
ULP_BITMAP_SET(param->hdr_bitmap.bits, BNXT_ULP_HDR_BIT_T_GRE);
} else if (proto == IPPROTO_ICMP) {
if (ULP_BITMAP_ISSET(param->cf_bitmap,
BNXT_ULP_CF_BIT_IS_TUNNEL))
ULP_BITMAP_SET(param->hdr_bitmap.bits,
BNXT_ULP_HDR_BIT_I_ICMP);
else
ULP_BITMAP_SET(param->hdr_bitmap.bits,
BNXT_ULP_HDR_BIT_O_ICMP);
}
if (in_flag) {
ULP_COMP_FLD_IDX_WR(param,
BNXT_ULP_CF_IDX_I_L3_FB_PROTO_ID,
1);
ULP_COMP_FLD_IDX_WR(param,
BNXT_ULP_CF_IDX_I_L3_PROTO_ID,
proto);
} else {
ULP_COMP_FLD_IDX_WR(param,
BNXT_ULP_CF_IDX_O_L3_FB_PROTO_ID,
1);
ULP_COMP_FLD_IDX_WR(param,
BNXT_ULP_CF_IDX_O_L3_PROTO_ID,
proto);
}
}
/* Function to handle the parsing of RTE Flow item IPV4 Header. */
int32_t
ulp_rte_ipv4_hdr_handler(const struct rte_flow_item *item,
struct ulp_rte_parser_params *params)
{
const struct rte_flow_item_ipv4 *ipv4_spec = item->spec;
const struct rte_flow_item_ipv4 *ipv4_mask = item->mask;
struct ulp_rte_hdr_bitmap *hdr_bitmap = ¶ms->hdr_bitmap;
uint32_t idx = 0, dip_idx = 0;
uint32_t size;
uint8_t proto = 0;
uint8_t ttl = 0;
uint8_t proto_mask = 0;
uint32_t inner_flag = 0;
uint32_t cnt;
/* validate there are no 3rd L3 header */
cnt = ULP_COMP_FLD_IDX_RD(params, BNXT_ULP_CF_IDX_L3_HDR_CNT);
if (cnt == 2) {
BNXT_DRV_DBG(ERR, "Parse Err:Third L3 header not supported\n");
return BNXT_TF_RC_ERROR;
}
if (unlikely(ulp_rte_prsr_fld_size_validate(params, &idx,
BNXT_ULP_PROTO_HDR_IPV4_NUM))) {
BNXT_DRV_DBG(ERR, "Error parsing protocol header\n");
return BNXT_TF_RC_ERROR;
}
/* If mask is not specified then use the default mask */
if (ipv4_spec && !ipv4_mask)
ipv4_mask = &rte_flow_item_ipv4_mask;
/*
* Copy the rte_flow_item for ipv4 into hdr_field using ipv4
* header fields
*/
size = sizeof(((struct rte_flow_item_ipv4 *)NULL)->hdr.version_ihl);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(ipv4_spec, hdr.version_ihl),
ulp_deference_struct(ipv4_mask, hdr.version_ihl),
ULP_PRSR_ACT_DEFAULT);
/*
* The tos field is ignored since OVS is setting it as wild card
* match and it is not supported. An application can enable tos support.
*/
size = sizeof(((struct rte_flow_item_ipv4 *)NULL)->hdr.type_of_service);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(ipv4_spec,
hdr.type_of_service),
ulp_deference_struct(ipv4_mask,
hdr.type_of_service),
(ULP_APP_TOS_PROTO_SUPPORT(params->ulp_ctx)) ?
ULP_PRSR_ACT_DEFAULT : ULP_PRSR_ACT_MASK_IGNORE);
size = sizeof(((struct rte_flow_item_ipv4 *)NULL)->hdr.total_length);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(ipv4_spec, hdr.total_length),
ulp_deference_struct(ipv4_mask, hdr.total_length),
ULP_PRSR_ACT_DEFAULT);
size = sizeof(((struct rte_flow_item_ipv4 *)NULL)->hdr.packet_id);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(ipv4_spec, hdr.packet_id),
ulp_deference_struct(ipv4_mask, hdr.packet_id),
ULP_PRSR_ACT_DEFAULT);
size = sizeof(((struct rte_flow_item_ipv4 *)NULL)->hdr.fragment_offset);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(ipv4_spec,
hdr.fragment_offset),
ulp_deference_struct(ipv4_mask,
hdr.fragment_offset),
ULP_PRSR_ACT_MASK_IGNORE);
size = sizeof(((struct rte_flow_item_ipv4 *)NULL)->hdr.time_to_live);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(ipv4_spec, hdr.time_to_live),
ulp_deference_struct(ipv4_mask, hdr.time_to_live),
ULP_PRSR_ACT_DEFAULT);
if (ipv4_spec)
ttl = ipv4_spec->hdr.time_to_live;
if (!ULP_BITMAP_ISSET(params->cf_bitmap, BNXT_ULP_CF_BIT_IS_TUNNEL))
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_O_L3_TTL, ttl);
/* Ignore proto for matching templates */
size = sizeof(((struct rte_flow_item_ipv4 *)NULL)->hdr.next_proto_id);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(ipv4_spec,
hdr.next_proto_id),
ulp_deference_struct(ipv4_mask,
hdr.next_proto_id),
(ULP_APP_TOS_PROTO_SUPPORT(params->ulp_ctx)) ?
ULP_PRSR_ACT_DEFAULT : ULP_PRSR_ACT_MATCH_IGNORE);
if (ipv4_spec)
proto = ipv4_spec->hdr.next_proto_id;
size = sizeof(((struct rte_flow_item_ipv4 *)NULL)->hdr.hdr_checksum);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(ipv4_spec, hdr.hdr_checksum),
ulp_deference_struct(ipv4_mask, hdr.hdr_checksum),
ULP_PRSR_ACT_DEFAULT);
size = sizeof(((struct rte_flow_item_ipv4 *)NULL)->hdr.src_addr);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(ipv4_spec, hdr.src_addr),
ulp_deference_struct(ipv4_mask, hdr.src_addr),
ULP_PRSR_ACT_DEFAULT);
dip_idx = idx;
size = sizeof(((struct rte_flow_item_ipv4 *)NULL)->hdr.dst_addr);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(ipv4_spec, hdr.dst_addr),
ulp_deference_struct(ipv4_mask, hdr.dst_addr),
ULP_PRSR_ACT_DEFAULT);
/* Set the ipv4 header bitmap and computed l3 header bitmaps */
if (ULP_BITMAP_ISSET(hdr_bitmap->bits, BNXT_ULP_HDR_BIT_O_IPV4) ||
ULP_BITMAP_ISSET(hdr_bitmap->bits, BNXT_ULP_HDR_BIT_O_IPV6) ||
ULP_BITMAP_ISSET(params->cf_bitmap, BNXT_ULP_CF_BIT_IS_TUNNEL)) {
ULP_BITMAP_SET(hdr_bitmap->bits, BNXT_ULP_HDR_BIT_I_IPV4);
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_I_L3, 1);
inner_flag = 1;
} else {
ULP_BITMAP_SET(hdr_bitmap->bits, BNXT_ULP_HDR_BIT_O_IPV4);
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_O_L3, 1);
/* Update the tunnel offload dest ip offset */
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_TUN_OFF_DIP_ID,
dip_idx);
}
/* Some of the PMD applications may set the protocol field
* in the IPv4 spec but don't set the mask. So, consider
* the mask in the proto value calculation.
*/
if (ipv4_mask) {
proto &= ipv4_mask->hdr.next_proto_id;
proto_mask = ipv4_mask->hdr.next_proto_id;
}
/* Update the field protocol hdr bitmap */
if (proto_mask)
ulp_rte_l3_proto_type_update(params, proto, inner_flag);
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_L3_HDR_CNT, ++cnt);
return BNXT_TF_RC_SUCCESS;
}
/* Function to handle the parsing of RTE Flow item IPV6 Header */
int32_t
ulp_rte_ipv6_hdr_handler(const struct rte_flow_item *item,
struct ulp_rte_parser_params *params)
{
const struct rte_flow_item_ipv6 *ipv6_spec = item->spec;
const struct rte_flow_item_ipv6 *ipv6_mask = item->mask;
struct ulp_rte_hdr_bitmap *hdr_bitmap = ¶ms->hdr_bitmap;
uint32_t idx = 0, dip_idx = 0;
uint32_t size, vtc_flow;
uint32_t ver_spec = 0, ver_mask = 0;
uint32_t tc_spec = 0, tc_mask = 0;
uint32_t lab_spec = 0, lab_mask = 0;
uint8_t proto = 0;
uint8_t proto_mask = 0;
uint8_t ttl = 0;
uint32_t inner_flag = 0;
uint32_t cnt;
/* validate there are no 3rd L3 header */
cnt = ULP_COMP_FLD_IDX_RD(params, BNXT_ULP_CF_IDX_L3_HDR_CNT);
if (cnt == 2) {
BNXT_DRV_DBG(ERR, "Parse Err:Third L3 header not supported\n");
return BNXT_TF_RC_ERROR;
}
if (unlikely(ulp_rte_prsr_fld_size_validate(params, &idx,
BNXT_ULP_PROTO_HDR_IPV6_NUM))) {
BNXT_DRV_DBG(ERR, "Error parsing protocol header\n");
return BNXT_TF_RC_ERROR;
}
/* If mask is not specified then use the default mask */
if (ipv6_spec && !ipv6_mask)
ipv6_mask = &rte_flow_item_ipv6_mask;
/*
* Copy the rte_flow_item for ipv6 into hdr_field using ipv6
* header fields
*/
if (ipv6_spec) {
vtc_flow = ntohl(ipv6_spec->hdr.vtc_flow);
ver_spec = htonl(BNXT_ULP_GET_IPV6_VER(vtc_flow));
tc_spec = htonl(BNXT_ULP_GET_IPV6_TC(vtc_flow));
lab_spec = htonl(BNXT_ULP_GET_IPV6_FLOWLABEL(vtc_flow));
proto = ipv6_spec->hdr.proto;
}
if (ipv6_mask) {
vtc_flow = ntohl(ipv6_mask->hdr.vtc_flow);
ver_mask = htonl(BNXT_ULP_GET_IPV6_VER(vtc_flow));
tc_mask = htonl(BNXT_ULP_GET_IPV6_TC(vtc_flow));
lab_mask = htonl(BNXT_ULP_GET_IPV6_FLOWLABEL(vtc_flow));
/* Some of the PMD applications may set the protocol field
* in the IPv6 spec but don't set the mask. So, consider
* the mask in proto value calculation.
*/
proto &= ipv6_mask->hdr.proto;
proto_mask = ipv6_mask->hdr.proto;
}
size = sizeof(((struct rte_flow_item_ipv6 *)NULL)->hdr.vtc_flow);
ulp_rte_prsr_fld_mask(params, &idx, size, &ver_spec, &ver_mask,
ULP_PRSR_ACT_DEFAULT);
/*
* The TC and flow label field are ignored since OVS is
* setting it for match and it is not supported.
* This is a work around and
* shall be addressed in the future.
*/
ulp_rte_prsr_fld_mask(params, &idx, size, &tc_spec, &tc_mask,
(ULP_APP_TOS_PROTO_SUPPORT(params->ulp_ctx)) ?
ULP_PRSR_ACT_DEFAULT : ULP_PRSR_ACT_MASK_IGNORE);
ulp_rte_prsr_fld_mask(params, &idx, size, &lab_spec, &lab_mask,
ULP_PRSR_ACT_MASK_IGNORE);
size = sizeof(((struct rte_flow_item_ipv6 *)NULL)->hdr.payload_len);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(ipv6_spec, hdr.payload_len),
ulp_deference_struct(ipv6_mask, hdr.payload_len),
ULP_PRSR_ACT_DEFAULT);
/* Ignore proto for template matching */
size = sizeof(((struct rte_flow_item_ipv6 *)NULL)->hdr.proto);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(ipv6_spec, hdr.proto),
ulp_deference_struct(ipv6_mask, hdr.proto),
(ULP_APP_TOS_PROTO_SUPPORT(params->ulp_ctx)) ?
ULP_PRSR_ACT_DEFAULT : ULP_PRSR_ACT_MATCH_IGNORE);
size = sizeof(((struct rte_flow_item_ipv6 *)NULL)->hdr.hop_limits);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(ipv6_spec, hdr.hop_limits),
ulp_deference_struct(ipv6_mask, hdr.hop_limits),
ULP_PRSR_ACT_DEFAULT);
if (ipv6_spec)
ttl = ipv6_spec->hdr.hop_limits;
if (!ULP_BITMAP_ISSET(params->cf_bitmap, BNXT_ULP_CF_BIT_IS_TUNNEL))
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_O_L3_TTL, ttl);
size = sizeof(((struct rte_flow_item_ipv6 *)NULL)->hdr.src_addr);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(ipv6_spec, hdr.src_addr),
ulp_deference_struct(ipv6_mask, hdr.src_addr),
ULP_PRSR_ACT_DEFAULT);
dip_idx = idx;
size = sizeof(((struct rte_flow_item_ipv6 *)NULL)->hdr.dst_addr);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(ipv6_spec, hdr.dst_addr),
ulp_deference_struct(ipv6_mask, hdr.dst_addr),
ULP_PRSR_ACT_DEFAULT);
/* Set the ipv6 header bitmap and computed l3 header bitmaps */
if (ULP_BITMAP_ISSET(hdr_bitmap->bits, BNXT_ULP_HDR_BIT_O_IPV4) ||
ULP_BITMAP_ISSET(hdr_bitmap->bits, BNXT_ULP_HDR_BIT_O_IPV6) ||
ULP_BITMAP_ISSET(params->cf_bitmap, BNXT_ULP_CF_BIT_IS_TUNNEL)) {
ULP_BITMAP_SET(hdr_bitmap->bits, BNXT_ULP_HDR_BIT_I_IPV6);
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_I_L3, 1);
inner_flag = 1;
} else {
ULP_BITMAP_SET(hdr_bitmap->bits, BNXT_ULP_HDR_BIT_O_IPV6);
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_O_L3, 1);
/* Update the tunnel offload dest ip offset */
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_TUN_OFF_DIP_ID,
dip_idx);
}
/* Update the field protocol hdr bitmap */
if (proto_mask)
ulp_rte_l3_proto_type_update(params, proto, inner_flag);
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_L3_HDR_CNT, ++cnt);
return BNXT_TF_RC_SUCCESS;
}
/* Function to handle the update of proto header based on field values */
static void
ulp_rte_l4_proto_type_update(struct ulp_rte_parser_params *params,
uint16_t src_port, uint16_t src_mask,
uint16_t dst_port, uint16_t dst_mask,
enum bnxt_ulp_hdr_bit hdr_bit)
{
uint16_t stat_port = 0;
struct bnxt *bp;
switch (hdr_bit) {
case BNXT_ULP_HDR_BIT_I_UDP:
case BNXT_ULP_HDR_BIT_I_TCP:
ULP_BITMAP_SET(params->hdr_bitmap.bits, hdr_bit);
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_I_L4, 1);
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_I_L4_SRC_PORT,
(uint64_t)rte_be_to_cpu_16(src_port));
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_I_L4_DST_PORT,
(uint64_t)rte_be_to_cpu_16(dst_port));
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_I_L4_SRC_PORT_MASK,
(uint64_t)rte_be_to_cpu_16(src_mask));
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_I_L4_DST_PORT_MASK,
(uint64_t)rte_be_to_cpu_16(dst_mask));
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_I_L3_FB_PROTO_ID,
1);
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_I_L4_FB_SRC_PORT,
!!(src_port & src_mask));
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_I_L4_FB_DST_PORT,
!!(dst_port & dst_mask));
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_I_L3_PROTO_ID,
(hdr_bit == BNXT_ULP_HDR_BIT_I_UDP) ?
IPPROTO_UDP : IPPROTO_TCP);
break;
case BNXT_ULP_HDR_BIT_O_UDP:
case BNXT_ULP_HDR_BIT_O_TCP:
ULP_BITMAP_SET(params->hdr_bitmap.bits, hdr_bit);
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_O_L4, 1);
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_O_L4_SRC_PORT,
(uint64_t)rte_be_to_cpu_16(src_port));
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_O_L4_DST_PORT,
(uint64_t)rte_be_to_cpu_16(dst_port));
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_O_L4_SRC_PORT_MASK,
(uint64_t)rte_be_to_cpu_16(src_mask));
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_O_L4_DST_PORT_MASK,
(uint64_t)rte_be_to_cpu_16(dst_mask));
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_O_L3_FB_PROTO_ID,
1);
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_O_L4_FB_SRC_PORT,
!!(src_port & src_mask));
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_O_L4_FB_DST_PORT,
!!(dst_port & dst_mask));
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_O_L3_PROTO_ID,
(hdr_bit == BNXT_ULP_HDR_BIT_O_UDP) ?
IPPROTO_UDP : IPPROTO_TCP);
break;
default:
break;
}
/* If it is not udp port then there is no need to set tunnel bits */
if (hdr_bit != BNXT_ULP_HDR_BIT_O_UDP)
return;
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_TUNNEL_PORT,
tfp_be_to_cpu_16(dst_port));
/* vxlan static customized port */
if (ULP_APP_STATIC_VXLAN_PORT_EN(params->ulp_ctx)) {
stat_port = bnxt_ulp_cntxt_vxlan_ip_port_get(params->ulp_ctx);
if (!stat_port)
stat_port =
bnxt_ulp_cntxt_vxlan_port_get(params->ulp_ctx);
/* if udp and equal to static vxlan port then set tunnel bits*/
if (stat_port && dst_port == tfp_cpu_to_be_16(stat_port)) {
bp = bnxt_pmd_get_bp(params->port_id);
if (bp == NULL) {
BNXT_DRV_DBG(ERR, "Invalid bp\n");
return;
}
ULP_BITMAP_SET(params->hdr_fp_bit.bits,
BNXT_ULP_HDR_BIT_T_VXLAN);
ULP_BITMAP_SET(params->cf_bitmap,
BNXT_ULP_CF_BIT_IS_TUNNEL);
if (bp->vxlan_ip_upar_in_use &
HWRM_TUNNEL_DST_PORT_QUERY_OUTPUT_UPAR_IN_USE_UPAR0) {
ULP_COMP_FLD_IDX_WR(params,
BNXT_ULP_CF_IDX_VXLAN_IP_UPAR_ID,
ULP_WP_SYM_TUN_HDR_TYPE_UPAR1);
}
}
} else {
/* if dynamic Vxlan is enabled then skip dport checks */
if (ULP_APP_DYNAMIC_VXLAN_PORT_EN(params->ulp_ctx))
return;
/* Vxlan and GPE port check */
if (dst_port == tfp_cpu_to_be_16(ULP_UDP_PORT_VXLAN_GPE)) {
ULP_BITMAP_SET(params->hdr_fp_bit.bits,
BNXT_ULP_HDR_BIT_T_VXLAN_GPE);
ULP_BITMAP_SET(params->cf_bitmap,
BNXT_ULP_CF_BIT_IS_TUNNEL);
} else if (dst_port == tfp_cpu_to_be_16(ULP_UDP_PORT_VXLAN)) {
ULP_BITMAP_SET(params->hdr_fp_bit.bits,
BNXT_ULP_HDR_BIT_T_VXLAN);
ULP_BITMAP_SET(params->cf_bitmap,
BNXT_ULP_CF_BIT_IS_TUNNEL);
}
}
}
/* Function to handle the parsing of RTE Flow item UDP Header. */
int32_t
ulp_rte_udp_hdr_handler(const struct rte_flow_item *item,
struct ulp_rte_parser_params *params)
{
const struct rte_flow_item_udp *udp_spec = item->spec;
const struct rte_flow_item_udp *udp_mask = item->mask;
struct ulp_rte_hdr_bitmap *hdr_bitmap = ¶ms->hdr_bitmap;
uint32_t idx = 0;
uint32_t size;
uint16_t dport = 0, sport = 0;
uint16_t dport_mask = 0, sport_mask = 0;
uint32_t cnt;
enum bnxt_ulp_hdr_bit out_l4 = BNXT_ULP_HDR_BIT_O_UDP;
cnt = ULP_COMP_FLD_IDX_RD(params, BNXT_ULP_CF_IDX_L4_HDR_CNT);
if (cnt == 2) {
BNXT_DRV_DBG(ERR, "Parse Err:Third L4 header not supported\n");
return BNXT_TF_RC_ERROR;
}
if (udp_spec) {
sport = udp_spec->hdr.src_port;
dport = udp_spec->hdr.dst_port;
}
if (udp_spec && !udp_mask)
udp_mask = &rte_flow_item_udp_mask;
if (udp_mask) {
sport_mask = udp_mask->hdr.src_port;
dport_mask = udp_mask->hdr.dst_port;
}
if (unlikely(ulp_rte_prsr_fld_size_validate(params, &idx,
BNXT_ULP_PROTO_HDR_UDP_NUM))) {
BNXT_DRV_DBG(ERR, "Error parsing protocol header\n");
return BNXT_TF_RC_ERROR;
}
/*
* Copy the rte_flow_item for ipv4 into hdr_field using ipv4
* header fields
*/
size = sizeof(((struct rte_flow_item_udp *)NULL)->hdr.src_port);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(udp_spec, hdr.src_port),
ulp_deference_struct(udp_mask, hdr.src_port),
ULP_PRSR_ACT_DEFAULT);
size = sizeof(((struct rte_flow_item_udp *)NULL)->hdr.dst_port);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(udp_spec, hdr.dst_port),
ulp_deference_struct(udp_mask, hdr.dst_port),
ULP_PRSR_ACT_DEFAULT);
size = sizeof(((struct rte_flow_item_udp *)NULL)->hdr.dgram_len);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(udp_spec, hdr.dgram_len),
ulp_deference_struct(udp_mask, hdr.dgram_len),
ULP_PRSR_ACT_DEFAULT);
size = sizeof(((struct rte_flow_item_udp *)NULL)->hdr.dgram_cksum);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(udp_spec, hdr.dgram_cksum),
ulp_deference_struct(udp_mask, hdr.dgram_cksum),
ULP_PRSR_ACT_DEFAULT);
/* Set the udp header bitmap and computed l4 header bitmaps */
if (ULP_BITMAP_ISSET(hdr_bitmap->bits, BNXT_ULP_HDR_BIT_O_UDP) ||
ULP_BITMAP_ISSET(hdr_bitmap->bits, BNXT_ULP_HDR_BIT_O_TCP) ||
ULP_BITMAP_ISSET(params->cf_bitmap, BNXT_ULP_CF_BIT_IS_TUNNEL))
out_l4 = BNXT_ULP_HDR_BIT_I_UDP;
ulp_rte_l4_proto_type_update(params, sport, sport_mask, dport,
dport_mask, out_l4);
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_L4_HDR_CNT, ++cnt);
return BNXT_TF_RC_SUCCESS;
}
/* Function to handle the parsing of RTE Flow item TCP Header. */
int32_t
ulp_rte_tcp_hdr_handler(const struct rte_flow_item *item,
struct ulp_rte_parser_params *params)
{
const struct rte_flow_item_tcp *tcp_spec = item->spec;
const struct rte_flow_item_tcp *tcp_mask = item->mask;
struct ulp_rte_hdr_bitmap *hdr_bitmap = ¶ms->hdr_bitmap;
uint32_t idx = 0;
uint16_t dport = 0, sport = 0;
uint16_t dport_mask = 0, sport_mask = 0;
uint32_t size;
uint32_t cnt;
enum bnxt_ulp_hdr_bit out_l4 = BNXT_ULP_HDR_BIT_O_TCP;
cnt = ULP_COMP_FLD_IDX_RD(params, BNXT_ULP_CF_IDX_L4_HDR_CNT);
if (cnt == 2) {
BNXT_DRV_DBG(ERR, "Parse Err:Third L4 header not supported\n");
return BNXT_TF_RC_ERROR;
}
if (tcp_spec) {
sport = tcp_spec->hdr.src_port;
dport = tcp_spec->hdr.dst_port;
}
if (tcp_spec && !tcp_mask)
tcp_mask = &rte_flow_item_tcp_mask;
if (tcp_mask) {
sport_mask = tcp_mask->hdr.src_port;
dport_mask = tcp_mask->hdr.dst_port;
}
if (unlikely(ulp_rte_prsr_fld_size_validate(params, &idx,
BNXT_ULP_PROTO_HDR_TCP_NUM))) {
BNXT_DRV_DBG(ERR, "Error parsing protocol header\n");
return BNXT_TF_RC_ERROR;
}
/*
* Copy the rte_flow_item for ipv4 into hdr_field using ipv4
* header fields
*/
size = sizeof(((struct rte_flow_item_tcp *)NULL)->hdr.src_port);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(tcp_spec, hdr.src_port),
ulp_deference_struct(tcp_mask, hdr.src_port),
ULP_PRSR_ACT_DEFAULT);
size = sizeof(((struct rte_flow_item_tcp *)NULL)->hdr.dst_port);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(tcp_spec, hdr.dst_port),
ulp_deference_struct(tcp_mask, hdr.dst_port),
ULP_PRSR_ACT_DEFAULT);
size = sizeof(((struct rte_flow_item_tcp *)NULL)->hdr.sent_seq);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(tcp_spec, hdr.sent_seq),
ulp_deference_struct(tcp_mask, hdr.sent_seq),
ULP_PRSR_ACT_DEFAULT);
size = sizeof(((struct rte_flow_item_tcp *)NULL)->hdr.recv_ack);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(tcp_spec, hdr.recv_ack),
ulp_deference_struct(tcp_mask, hdr.recv_ack),
ULP_PRSR_ACT_DEFAULT);
size = sizeof(((struct rte_flow_item_tcp *)NULL)->hdr.data_off);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(tcp_spec, hdr.data_off),
ulp_deference_struct(tcp_mask, hdr.data_off),
ULP_PRSR_ACT_DEFAULT);
size = sizeof(((struct rte_flow_item_tcp *)NULL)->hdr.tcp_flags);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(tcp_spec, hdr.tcp_flags),
ulp_deference_struct(tcp_mask, hdr.tcp_flags),
ULP_PRSR_ACT_DEFAULT);
size = sizeof(((struct rte_flow_item_tcp *)NULL)->hdr.rx_win);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(tcp_spec, hdr.rx_win),
ulp_deference_struct(tcp_mask, hdr.rx_win),
ULP_PRSR_ACT_DEFAULT);
size = sizeof(((struct rte_flow_item_tcp *)NULL)->hdr.cksum);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(tcp_spec, hdr.cksum),
ulp_deference_struct(tcp_mask, hdr.cksum),
ULP_PRSR_ACT_DEFAULT);
size = sizeof(((struct rte_flow_item_tcp *)NULL)->hdr.tcp_urp);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(tcp_spec, hdr.tcp_urp),
ulp_deference_struct(tcp_mask, hdr.tcp_urp),
ULP_PRSR_ACT_DEFAULT);
/* Set the udp header bitmap and computed l4 header bitmaps */
if (ULP_BITMAP_ISSET(hdr_bitmap->bits, BNXT_ULP_HDR_BIT_O_UDP) ||
ULP_BITMAP_ISSET(hdr_bitmap->bits, BNXT_ULP_HDR_BIT_O_TCP) ||
ULP_BITMAP_ISSET(params->cf_bitmap, BNXT_ULP_CF_BIT_IS_TUNNEL))
out_l4 = BNXT_ULP_HDR_BIT_I_TCP;
ulp_rte_l4_proto_type_update(params, sport, sport_mask, dport,
dport_mask, out_l4);
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_L4_HDR_CNT, ++cnt);
return BNXT_TF_RC_SUCCESS;
}
/* Function to handle the parsing of RTE Flow item Vxlan Header. */
int32_t
ulp_rte_vxlan_hdr_handler(const struct rte_flow_item *item,
struct ulp_rte_parser_params *params)
{
const struct rte_flow_item_vxlan *vxlan_spec = item->spec;
const struct rte_flow_item_vxlan *vxlan_mask = item->mask;
struct ulp_rte_hdr_bitmap *hdr_bitmap = ¶ms->hdr_bitmap;
struct bnxt_ulp_context *ulp_ctx = params->ulp_ctx;
uint32_t idx = 0;
uint16_t dport, stat_port;
uint32_t size;
if (unlikely(ulp_rte_prsr_fld_size_validate(params, &idx,
BNXT_ULP_PROTO_HDR_VXLAN_NUM))) {
BNXT_DRV_DBG(ERR, "Error parsing protocol header\n");
return BNXT_TF_RC_ERROR;
}
if (vxlan_spec && !vxlan_mask)
vxlan_mask = &rte_flow_item_vxlan_mask;
/* Update if the outer headers have any partial masks */
if (!ULP_COMP_FLD_IDX_RD(params, BNXT_ULP_CF_IDX_WC_MATCH))
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_OUTER_EM_ONLY, 1);
/*
* Copy the rte_flow_item for vxlan into hdr_field using vxlan
* header fields
*/
size = sizeof(((struct rte_flow_item_vxlan *)NULL)->hdr.flags);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(vxlan_spec, hdr.flags),
ulp_deference_struct(vxlan_mask, hdr.flags),
ULP_PRSR_ACT_DEFAULT);
size = sizeof(((struct rte_flow_item_vxlan *)NULL)->hdr.rsvd0);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(vxlan_spec, hdr.rsvd0),
ulp_deference_struct(vxlan_mask, hdr.rsvd0),
ULP_PRSR_ACT_DEFAULT);
size = sizeof(((struct rte_flow_item_vxlan *)NULL)->hdr.vni);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(vxlan_spec, hdr.vni),
ulp_deference_struct(vxlan_mask, hdr.vni),
ULP_PRSR_ACT_DEFAULT);
size = sizeof(((struct rte_flow_item_vxlan *)NULL)->hdr.rsvd1);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(vxlan_spec, hdr.rsvd1),
ulp_deference_struct(vxlan_mask, hdr.rsvd1),
ULP_PRSR_ACT_DEFAULT);
/* Update the hdr_bitmap with vxlan */
ULP_BITMAP_SET(hdr_bitmap->bits, BNXT_ULP_HDR_BIT_T_VXLAN);
ULP_BITMAP_SET(params->cf_bitmap, BNXT_ULP_CF_BIT_IS_TUNNEL);
/* if l4 protocol header updated it then reset it */
ULP_BITMAP_RESET(params->hdr_fp_bit.bits, BNXT_ULP_HDR_BIT_T_VXLAN_GPE);
dport = ULP_COMP_FLD_IDX_RD(params, BNXT_ULP_CF_IDX_O_L4_DST_PORT);
if (!dport) {
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_O_L4_DST_PORT,
ULP_UDP_PORT_VXLAN);
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_O_L4_DST_PORT_MASK,
ULP_UDP_PORT_VXLAN_MASK);
}
/* vxlan static customized port */
if (ULP_APP_STATIC_VXLAN_PORT_EN(ulp_ctx)) {
stat_port = bnxt_ulp_cntxt_vxlan_ip_port_get(ulp_ctx);
if (!stat_port)
stat_port = bnxt_ulp_cntxt_vxlan_port_get(ulp_ctx);
/* validate that static ports match if not reject */
if (dport != 0 && dport != tfp_cpu_to_be_16(stat_port)) {
BNXT_DRV_DBG(ERR, "ParseErr:vxlan port is not valid\n");
return BNXT_TF_RC_PARSE_ERR;
} else if (dport == 0) {
ULP_COMP_FLD_IDX_WR(params,
BNXT_ULP_CF_IDX_TUNNEL_PORT,
tfp_cpu_to_be_16(stat_port));
}
} else {
/* dynamic vxlan support */
if (ULP_APP_DYNAMIC_VXLAN_PORT_EN(params->ulp_ctx)) {
if (dport == 0) {
BNXT_DRV_DBG(ERR,
"ParseErr:vxlan port is null\n");
return BNXT_TF_RC_PARSE_ERR;
}
/* set the dynamic vxlan port check */
ULP_BITMAP_SET(params->cf_bitmap,
BNXT_ULP_CF_BIT_DYNAMIC_VXLAN_PORT);
ULP_COMP_FLD_IDX_WR(params,
BNXT_ULP_CF_IDX_TUNNEL_PORT, dport);
} else if (dport != 0 && dport != ULP_UDP_PORT_VXLAN) {
/* set the dynamic vxlan port check */
ULP_BITMAP_SET(params->cf_bitmap,
BNXT_ULP_CF_BIT_DYNAMIC_VXLAN_PORT);
ULP_COMP_FLD_IDX_WR(params,
BNXT_ULP_CF_IDX_TUNNEL_PORT, dport);
} else {
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_TUNNEL_PORT,
ULP_UDP_PORT_VXLAN);
}
}
return BNXT_TF_RC_SUCCESS;
}
/* Function to handle the parsing of RTE Flow item Vxlan GPE Header. */
int32_t
ulp_rte_vxlan_gpe_hdr_handler(const struct rte_flow_item *item,
struct ulp_rte_parser_params *params)
{
const struct rte_flow_item_vxlan_gpe *vxlan_gpe_spec = item->spec;
const struct rte_flow_item_vxlan_gpe *vxlan_gpe_mask = item->mask;
struct ulp_rte_hdr_bitmap *hdr_bitmap = ¶ms->hdr_bitmap;
uint32_t idx = 0;
uint16_t dport;
uint32_t size;
if (unlikely(ulp_rte_prsr_fld_size_validate(params, &idx,
BNXT_ULP_PROTO_HDR_VXLAN_GPE_NUM))) {
BNXT_DRV_DBG(ERR, "Error parsing protocol header\n");
return BNXT_TF_RC_ERROR;
}
if (vxlan_gpe_spec && !vxlan_gpe_mask)
vxlan_gpe_mask = &rte_flow_item_vxlan_gpe_mask;
/*
* Copy the rte_flow_item for vxlan gpe into hdr_field using vxlan
* header fields
*/
size = sizeof(((struct rte_flow_item_vxlan_gpe *)NULL)->flags);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(vxlan_gpe_spec, flags),
ulp_deference_struct(vxlan_gpe_mask, flags),
ULP_PRSR_ACT_DEFAULT);
size = sizeof(((struct rte_flow_item_vxlan_gpe *)NULL)->rsvd0);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(vxlan_gpe_spec, rsvd0),
ulp_deference_struct(vxlan_gpe_mask, rsvd0),
ULP_PRSR_ACT_DEFAULT);
size = sizeof(((struct rte_flow_item_vxlan_gpe *)NULL)->protocol);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(vxlan_gpe_spec, protocol),
ulp_deference_struct(vxlan_gpe_mask, protocol),
ULP_PRSR_ACT_DEFAULT);
size = sizeof(((struct rte_flow_item_vxlan_gpe *)NULL)->vni);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(vxlan_gpe_spec, vni),
ulp_deference_struct(vxlan_gpe_mask, vni),
ULP_PRSR_ACT_DEFAULT);
size = sizeof(((struct rte_flow_item_vxlan_gpe *)NULL)->rsvd1);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(vxlan_gpe_spec, rsvd1),
ulp_deference_struct(vxlan_gpe_mask, rsvd1),
ULP_PRSR_ACT_DEFAULT);
/* Update the hdr_bitmap with vxlan gpe*/
ULP_BITMAP_SET(hdr_bitmap->bits, BNXT_ULP_HDR_BIT_T_VXLAN_GPE);
ULP_BITMAP_SET(params->cf_bitmap, BNXT_ULP_CF_BIT_IS_TUNNEL);
/* if l4 protocol header updated it then reset it */
ULP_BITMAP_RESET(params->hdr_fp_bit.bits, BNXT_ULP_HDR_BIT_T_VXLAN);
dport = ULP_COMP_FLD_IDX_RD(params, BNXT_ULP_CF_IDX_O_L4_DST_PORT);
if (!dport) {
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_O_L4_DST_PORT,
ULP_UDP_PORT_VXLAN_GPE);
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_O_L4_DST_PORT_MASK,
ULP_UDP_PORT_VXLAN_GPE_MASK);
}
/* TBD: currently dynamic or static gpe port config is not supported */
/* Update the tunnel port */
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_TUNNEL_PORT, dport);
/* Verify the vxlan gpe port */
if (dport != 0 && dport != ULP_UDP_PORT_VXLAN_GPE) {
BNXT_DRV_DBG(ERR, "ParseErr:vxlan gpe port is not valid\n");
return BNXT_TF_RC_PARSE_ERR;
}
return BNXT_TF_RC_SUCCESS;
}
/* Function to handle the parsing of RTE Flow item GENEVE Header. */
int32_t
ulp_rte_geneve_hdr_handler(const struct rte_flow_item *item,
struct ulp_rte_parser_params *params)
{
const struct rte_flow_item_geneve *geneve_spec = item->spec;
const struct rte_flow_item_geneve *geneve_mask = item->mask;
struct ulp_rte_hdr_bitmap *hdr_bitmap = ¶ms->hdr_bitmap;
uint32_t idx = 0;
uint16_t dport;
uint32_t size;
if (unlikely(ulp_rte_prsr_fld_size_validate(params, &idx,
BNXT_ULP_PROTO_HDR_GENEVE_NUM))) {
BNXT_DRV_DBG(ERR, "Error parsing protocol header\n");
return BNXT_TF_RC_ERROR;
}
if (geneve_spec && !geneve_mask)
geneve_mask = &rte_flow_item_geneve_mask;
/*
* Copy the rte_flow_item for geneve into hdr_field using geneve
* header fields
*/
size = sizeof(((struct rte_flow_item_geneve *)NULL)->ver_opt_len_o_c_rsvd0);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(geneve_spec, ver_opt_len_o_c_rsvd0),
ulp_deference_struct(geneve_mask, ver_opt_len_o_c_rsvd0),
ULP_PRSR_ACT_DEFAULT);
size = sizeof(((struct rte_flow_item_geneve *)NULL)->protocol);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(geneve_spec, protocol),
ulp_deference_struct(geneve_mask, protocol),
ULP_PRSR_ACT_DEFAULT);
size = sizeof(((struct rte_flow_item_geneve *)NULL)->vni);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(geneve_spec, vni),
ulp_deference_struct(geneve_mask, vni),
ULP_PRSR_ACT_DEFAULT);
size = sizeof(((struct rte_flow_item_geneve *)NULL)->rsvd1);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(geneve_spec, rsvd1),
ulp_deference_struct(geneve_mask, rsvd1),
ULP_PRSR_ACT_DEFAULT);
/* Update the hdr_bitmap with geneve */
ULP_BITMAP_SET(hdr_bitmap->bits, BNXT_ULP_HDR_BIT_T_GENEVE);
ULP_BITMAP_SET(params->cf_bitmap, BNXT_ULP_CF_BIT_IS_TUNNEL);
/* update the tunnel port */
dport = ULP_COMP_FLD_IDX_RD(params, BNXT_ULP_CF_IDX_O_L4_DST_PORT);
if (ULP_APP_DYNAMIC_GENEVE_PORT_EN(params->ulp_ctx)) {
if (dport == 0) {
BNXT_DRV_DBG(ERR, "ParseErr:geneve port is null\n");
return BNXT_TF_RC_PARSE_ERR;
}
/* set the dynamic geneve port check */
ULP_BITMAP_SET(params->cf_bitmap,
BNXT_ULP_CF_BIT_DYNAMIC_GENEVE_PORT);
ULP_COMP_FLD_IDX_WR(params,
BNXT_ULP_CF_IDX_TUNNEL_PORT, dport);
} else {
if (dport == 0) {
ULP_COMP_FLD_IDX_WR(params,
BNXT_ULP_CF_IDX_O_L4_DST_PORT,
ULP_UDP_PORT_GENEVE);
ULP_COMP_FLD_IDX_WR(params,
BNXT_ULP_CF_IDX_O_L4_DST_PORT_MASK,
ULP_UDP_PORT_GENEVE_MASK);
} else if (dport != 0 && dport != ULP_UDP_PORT_GENEVE) {
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_TUNNEL_PORT,
dport);
ULP_BITMAP_SET(params->cf_bitmap,
BNXT_ULP_CF_BIT_DYNAMIC_GENEVE_PORT);
}
}
return BNXT_TF_RC_SUCCESS;
}
/* Function to handle the parsing of RTE Flow item GRE Key Header. */
int32_t
ulp_rte_gre_key_hdr_handler(const struct rte_flow_item *item,
struct ulp_rte_parser_params *params)
{
const rte_be32_t *gre_key_spec = item->spec;
const rte_be32_t *gre_key_mask = item->mask;
rte_be32_t gre_key_full_mask = RTE_BE32(UINT32_MAX);
struct ulp_rte_hdr_bitmap *hdr_bitmap = ¶ms->hdr_bitmap;
uint32_t idx = 0;
uint32_t size;
if (unlikely(ulp_rte_prsr_fld_size_validate(params, &idx,
BNXT_ULP_PROTO_HDR_GRE_KEY_NUM))) {
BNXT_DRV_DBG(ERR, "Error parsing protocol header");
return BNXT_TF_RC_ERROR;
}
if (unlikely(!(params->gre_cks_rsvd0_ver & RTE_BE16(ULP_GRE_CKS_RSVD0_VER_HDR_KEY_BIT)))) {
BNXT_DRV_DBG(ERR, "Error GRE K bit is not set");
return BNXT_TF_RC_ERROR;
}
if (gre_key_spec && !gre_key_mask)
gre_key_mask = &gre_key_full_mask;
size = sizeof(uint32_t);
ulp_rte_prsr_fld_mask(params, &idx, size,
gre_key_spec,
gre_key_mask,
ULP_PRSR_ACT_DEFAULT);
/* Update the hdr_bitmap with GRE */
ULP_BITMAP_SET(hdr_bitmap->bits, BNXT_ULP_HDR_BIT_T_GRE_OPT);
return BNXT_TF_RC_SUCCESS;
}
/* Function to handle the parsing of RTE Flow item GRE Header. */
int32_t
ulp_rte_gre_hdr_handler(const struct rte_flow_item *item,
struct ulp_rte_parser_params *params)
{
struct ulp_rte_hdr_bitmap *hdr_bitmap = ¶ms->hdr_bitmap;
const struct rte_flow_item_gre *gre_spec = item->spec;
const struct rte_flow_item_gre *gre_mask = item->mask;
uint32_t idx = 0;
uint32_t size;
if (unlikely(ulp_rte_prsr_fld_size_validate(params, &idx,
BNXT_ULP_PROTO_HDR_GRE_NUM))) {
BNXT_DRV_DBG(ERR, "Error parsing protocol header\n");
return BNXT_TF_RC_ERROR;
}
if (gre_spec && !gre_mask)
gre_mask = &rte_flow_item_gre_mask;
params->gre_cks_rsvd0_ver = (gre_spec && gre_mask) ?
(gre_spec->c_rsvd0_ver & gre_mask->c_rsvd0_ver) : 0;
size = sizeof(((struct rte_flow_item_gre *)NULL)->c_rsvd0_ver);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(gre_spec, c_rsvd0_ver),
ulp_deference_struct(gre_mask, c_rsvd0_ver),
ULP_PRSR_ACT_DEFAULT);
size = sizeof(((struct rte_flow_item_gre *)NULL)->protocol);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(gre_spec, protocol),
ulp_deference_struct(gre_mask, protocol),
ULP_PRSR_ACT_DEFAULT);
/* Update the hdr_bitmap with GRE */
ULP_BITMAP_SET(hdr_bitmap->bits, BNXT_ULP_HDR_BIT_T_GRE);
ULP_BITMAP_SET(params->cf_bitmap, BNXT_ULP_CF_BIT_IS_TUNNEL);
return BNXT_TF_RC_SUCCESS;
}
/* Function to handle the parsing of RTE Flow item ANY. */
int32_t
ulp_rte_item_any_handler(const struct rte_flow_item *item __rte_unused,
struct ulp_rte_parser_params *params __rte_unused)
{
return BNXT_TF_RC_SUCCESS;
}
/* Function to handle the parsing of RTE Flow item ICMP Header. */
int32_t
ulp_rte_icmp_hdr_handler(const struct rte_flow_item *item,
struct ulp_rte_parser_params *params)
{
const struct rte_flow_item_icmp *icmp_spec = item->spec;
const struct rte_flow_item_icmp *icmp_mask = item->mask;
struct ulp_rte_hdr_bitmap *hdr_bitmap = ¶ms->hdr_bitmap;
uint32_t idx = 0;
uint32_t size;
if (unlikely(ulp_rte_prsr_fld_size_validate(params, &idx,
BNXT_ULP_PROTO_HDR_ICMP_NUM))) {
BNXT_DRV_DBG(ERR, "Error parsing protocol header\n");
return BNXT_TF_RC_ERROR;
}
if (icmp_spec && !icmp_mask)
icmp_mask = &rte_flow_item_icmp_mask;
size = sizeof(((struct rte_flow_item_icmp *)NULL)->hdr.icmp_type);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(icmp_spec, hdr.icmp_type),
ulp_deference_struct(icmp_mask, hdr.icmp_type),
ULP_PRSR_ACT_DEFAULT);
size = sizeof(((struct rte_flow_item_icmp *)NULL)->hdr.icmp_code);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(icmp_spec, hdr.icmp_code),
ulp_deference_struct(icmp_mask, hdr.icmp_code),
ULP_PRSR_ACT_DEFAULT);
size = sizeof(((struct rte_flow_item_icmp *)NULL)->hdr.icmp_cksum);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(icmp_spec, hdr.icmp_cksum),
ulp_deference_struct(icmp_mask, hdr.icmp_cksum),
ULP_PRSR_ACT_DEFAULT);
size = sizeof(((struct rte_flow_item_icmp *)NULL)->hdr.icmp_ident);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(icmp_spec, hdr.icmp_ident),
ulp_deference_struct(icmp_mask, hdr.icmp_ident),
ULP_PRSR_ACT_DEFAULT);
size = sizeof(((struct rte_flow_item_icmp *)NULL)->hdr.icmp_seq_nb);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(icmp_spec, hdr.icmp_seq_nb),
ulp_deference_struct(icmp_mask, hdr.icmp_seq_nb),
ULP_PRSR_ACT_DEFAULT);
/* Update the hdr_bitmap with ICMP */
if (ULP_BITMAP_ISSET(params->cf_bitmap, BNXT_ULP_CF_BIT_IS_TUNNEL))
ULP_BITMAP_SET(hdr_bitmap->bits, BNXT_ULP_HDR_BIT_I_ICMP);
else
ULP_BITMAP_SET(hdr_bitmap->bits, BNXT_ULP_HDR_BIT_O_ICMP);
return BNXT_TF_RC_SUCCESS;
}
/* Function to handle the parsing of RTE Flow item ICMP6 Header. */
int32_t
ulp_rte_icmp6_hdr_handler(const struct rte_flow_item *item,
struct ulp_rte_parser_params *params)
{
const struct rte_flow_item_icmp6 *icmp_spec = item->spec;
const struct rte_flow_item_icmp6 *icmp_mask = item->mask;
struct ulp_rte_hdr_bitmap *hdr_bitmap = ¶ms->hdr_bitmap;
uint32_t idx = 0;
uint32_t size;
if (unlikely(ulp_rte_prsr_fld_size_validate(params, &idx,
BNXT_ULP_PROTO_HDR_ICMP_NUM))) {
BNXT_DRV_DBG(ERR, "Error parsing protocol header\n");
return BNXT_TF_RC_ERROR;
}
if (icmp_spec && !icmp_mask)
icmp_mask = &rte_flow_item_icmp6_mask;
size = sizeof(((struct rte_flow_item_icmp6 *)NULL)->type);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(icmp_spec, type),
ulp_deference_struct(icmp_mask, type),
ULP_PRSR_ACT_DEFAULT);
size = sizeof(((struct rte_flow_item_icmp6 *)NULL)->code);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(icmp_spec, code),
ulp_deference_struct(icmp_mask, code),
ULP_PRSR_ACT_DEFAULT);
size = sizeof(((struct rte_flow_item_icmp6 *)NULL)->checksum);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(icmp_spec, checksum),
ulp_deference_struct(icmp_mask, checksum),
ULP_PRSR_ACT_DEFAULT);
if (ULP_BITMAP_ISSET(hdr_bitmap->bits, BNXT_ULP_HDR_BIT_O_IPV4)) {
BNXT_DRV_DBG(ERR, "Error: incorrect icmp version\n");
return BNXT_TF_RC_ERROR;
}
/* Update the hdr_bitmap with ICMP */
if (ULP_BITMAP_ISSET(params->cf_bitmap, BNXT_ULP_CF_BIT_IS_TUNNEL))
ULP_BITMAP_SET(hdr_bitmap->bits, BNXT_ULP_HDR_BIT_I_ICMP);
else
ULP_BITMAP_SET(hdr_bitmap->bits, BNXT_ULP_HDR_BIT_O_ICMP);
return BNXT_TF_RC_SUCCESS;
}
/* Function to handle the parsing of RTE Flow item ECPRI Header. */
int32_t
ulp_rte_ecpri_hdr_handler(const struct rte_flow_item *item,
struct ulp_rte_parser_params *params)
{
const struct rte_flow_item_ecpri *ecpri_spec = item->spec;
const struct rte_flow_item_ecpri *ecpri_mask = item->mask;
struct rte_flow_item_ecpri l_ecpri_spec, l_ecpri_mask;
struct rte_flow_item_ecpri *p_ecpri_spec = &l_ecpri_spec;
struct rte_flow_item_ecpri *p_ecpri_mask = &l_ecpri_mask;
struct ulp_rte_hdr_bitmap *hdr_bitmap = ¶ms->hdr_bitmap;
uint32_t idx = 0, cnt;
uint32_t size;
if (unlikely(ulp_rte_prsr_fld_size_validate(params, &idx,
BNXT_ULP_PROTO_HDR_ECPRI_NUM))) {
BNXT_DRV_DBG(ERR, "Error parsing protocol header\n");
return BNXT_TF_RC_ERROR;
}
if (ecpri_spec && !ecpri_mask)
ecpri_mask = &rte_flow_item_ecpri_mask;
/* Figure out if eCPRI is within L4(UDP), unsupported, for now */
cnt = ULP_COMP_FLD_IDX_RD(params, BNXT_ULP_CF_IDX_L4_HDR_CNT);
if (cnt >= 1) {
BNXT_DRV_DBG(ERR, "Parse Err: L4 header stack >= 2 not supported\n");
return BNXT_TF_RC_ERROR;
}
if (!ecpri_spec || !ecpri_mask)
goto parser_set_ecpri_hdr_bit;
memcpy(p_ecpri_spec, ecpri_spec, sizeof(*ecpri_spec));
memcpy(p_ecpri_mask, ecpri_mask, sizeof(*ecpri_mask));
p_ecpri_spec->hdr.common.u32 = rte_be_to_cpu_32(p_ecpri_spec->hdr.common.u32);
p_ecpri_mask->hdr.common.u32 = rte_be_to_cpu_32(p_ecpri_mask->hdr.common.u32);
/*
* Init eCPRI spec+mask to correct defaults, also clear masks of fields
* we ignore in the TCAM.
*/
l_ecpri_spec.hdr.common.size = 0;
l_ecpri_spec.hdr.common.c = 0;
l_ecpri_spec.hdr.common.res = 0;
l_ecpri_spec.hdr.common.revision = 1;
l_ecpri_mask.hdr.common.size = 0;
l_ecpri_mask.hdr.common.c = 1;
l_ecpri_mask.hdr.common.res = 0;
l_ecpri_mask.hdr.common.revision = 0xf;
switch (p_ecpri_spec->hdr.common.type) {
case RTE_ECPRI_MSG_TYPE_IQ_DATA:
l_ecpri_mask.hdr.type0.seq_id = 0;
break;
case RTE_ECPRI_MSG_TYPE_BIT_SEQ:
l_ecpri_mask.hdr.type1.seq_id = 0;
break;
case RTE_ECPRI_MSG_TYPE_RTC_CTRL:
l_ecpri_mask.hdr.type2.seq_id = 0;
break;
case RTE_ECPRI_MSG_TYPE_GEN_DATA:
l_ecpri_mask.hdr.type3.seq_id = 0;
break;
case RTE_ECPRI_MSG_TYPE_RM_ACC:
l_ecpri_mask.hdr.type4.rr = 0;
l_ecpri_mask.hdr.type4.rw = 0;
l_ecpri_mask.hdr.type4.rma_id = 0;
break;
case RTE_ECPRI_MSG_TYPE_DLY_MSR:
l_ecpri_spec.hdr.type5.act_type = 0;
break;
case RTE_ECPRI_MSG_TYPE_RMT_RST:
l_ecpri_spec.hdr.type6.rst_op = 0;
break;
case RTE_ECPRI_MSG_TYPE_EVT_IND:
l_ecpri_spec.hdr.type7.evt_type = 0;
l_ecpri_spec.hdr.type7.seq = 0;
l_ecpri_spec.hdr.type7.number = 0;
break;
default:
break;
}
p_ecpri_spec->hdr.common.u32 = rte_cpu_to_be_32(p_ecpri_spec->hdr.common.u32);
p_ecpri_mask->hdr.common.u32 = rte_cpu_to_be_32(p_ecpri_mask->hdr.common.u32);
/* Type */
size = sizeof(((struct rte_flow_item_ecpri *)NULL)->hdr.common.u32);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(p_ecpri_spec, hdr.common.u32),
ulp_deference_struct(p_ecpri_mask, hdr.common.u32),
ULP_PRSR_ACT_DEFAULT);
/* PC/RTC/MSR_ID */
size = sizeof(((struct rte_flow_item_ecpri *)NULL)->hdr.dummy[0]);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(p_ecpri_spec, hdr.dummy),
ulp_deference_struct(p_ecpri_mask, hdr.dummy),
ULP_PRSR_ACT_DEFAULT);
parser_set_ecpri_hdr_bit:
/* Update the hdr_bitmap with eCPRI */
ULP_BITMAP_SET(hdr_bitmap->bits, BNXT_ULP_HDR_BIT_O_ECPRI);
return BNXT_TF_RC_SUCCESS;
}
/* Function to handle the parsing of RTE Flow item MPLS Header. */
int32_t
ulp_rte_mpls_hdr_handler(const struct rte_flow_item *item,
struct ulp_rte_parser_params *params)
{
const struct rte_flow_item_mpls *mpls_spec = item->spec;
const struct rte_flow_item_mpls *mpls_mask = item->mask;
struct ulp_rte_hdr_bitmap *hdr_bitmap = ¶ms->hdr_bitmap;
uint32_t idx = 0;
uint32_t size;
if (unlikely(ulp_rte_prsr_fld_size_validate(params, &idx,
BNXT_ULP_PROTO_HDR_MPLS_NUM))) {
BNXT_DRV_DBG(ERR, "Error parsing protocol header");
return BNXT_TF_RC_ERROR;
}
if (mpls_spec && !mpls_mask)
mpls_mask = &rte_flow_item_mpls_mask;
if (mpls_spec) {
uint8_t spec_label_tc_s[3] = {0};
uint8_t mask_label_tc_s[3] = {0};
/* right-shift 4 bits */
spec_label_tc_s[0] = mpls_spec->label_tc_s[0] >> 4;
spec_label_tc_s[1] = mpls_spec->label_tc_s[0] << 4 | mpls_spec->label_tc_s[1] >> 4;
spec_label_tc_s[2] = mpls_spec->label_tc_s[1] << 4 | mpls_spec->label_tc_s[2] >> 4;
mask_label_tc_s[0] = mpls_mask->label_tc_s[0] >> 4;
mask_label_tc_s[1] = mpls_mask->label_tc_s[0] << 4 | mpls_mask->label_tc_s[1] >> 4;
mask_label_tc_s[2] = mpls_mask->label_tc_s[1] << 4 | mpls_mask->label_tc_s[2] >> 4;
/* Process mpls label field */
size = sizeof(((struct rte_flow_item_mpls *)NULL)->label_tc_s);
ulp_rte_prsr_fld_mask(params, &idx, size,
spec_label_tc_s,
mask_label_tc_s,
ULP_PRSR_ACT_DEFAULT);
/* Process mpls ttl field */
size = sizeof(((struct rte_flow_item_mpls *)NULL)->ttl);
ulp_rte_prsr_fld_mask(params, &idx, size,
ulp_deference_struct(mpls_spec, ttl),
ulp_deference_struct(mpls_mask, ttl),
ULP_PRSR_ACT_DEFAULT);
}
/* Update the hdr_bitmap with MPLS and cf bitmap*/
ULP_BITMAP_SET(hdr_bitmap->bits, BNXT_ULP_HDR_BIT_T_MPLS);
ULP_BITMAP_SET(params->cf_bitmap, BNXT_ULP_CF_BIT_IS_TUNNEL);
return BNXT_TF_RC_SUCCESS;
}
/* Function to handle the parsing of RTE Flow item void Header */
int32_t
ulp_rte_void_hdr_handler(const struct rte_flow_item *item __rte_unused,
struct ulp_rte_parser_params *params __rte_unused)
{
return BNXT_TF_RC_SUCCESS;
}
/* Function to handle the parsing of RTE Flow action void Header. */
int32_t
ulp_rte_void_act_handler(const struct rte_flow_action *action_item __rte_unused,
struct ulp_rte_parser_params *params __rte_unused)
{
return BNXT_TF_RC_SUCCESS;
}
/* Function to handle the parsing of RTE Flow action Mark Header. */
int32_t
ulp_rte_mark_act_handler(const struct rte_flow_action *action_item,
struct ulp_rte_parser_params *param)
{
const struct rte_flow_action_mark *mark;
struct ulp_rte_act_bitmap *act = ¶m->act_bitmap;
uint32_t mark_id;
mark = action_item->conf;
if (mark) {
mark_id = tfp_cpu_to_be_32(mark->id);
memcpy(¶m->act_prop.act_details[BNXT_ULP_ACT_PROP_IDX_MARK],
&mark_id, BNXT_ULP_ACT_PROP_SZ_MARK);
/* Update the hdr_bitmap with vxlan */
ULP_BITMAP_SET(act->bits, BNXT_ULP_ACT_BIT_MARK);
return BNXT_TF_RC_SUCCESS;
}
BNXT_DRV_DBG(ERR, "Parse Error: Mark arg is invalid\n");
return BNXT_TF_RC_ERROR;
}
/* Function to handle the parsing of RTE Flow action RSS Header. */
int32_t
ulp_rte_rss_act_handler(const struct rte_flow_action *action_item,
struct ulp_rte_parser_params *param)
{
const struct rte_flow_action_rss *rss;
struct ulp_rte_act_prop *ap = ¶m->act_prop;
uint64_t queue_list[BNXT_ULP_ACT_PROP_SZ_RSS_QUEUE / sizeof(uint64_t)];
uint32_t idx = 0, id;
if (action_item == NULL || action_item->conf == NULL) {
BNXT_DRV_DBG(ERR, "Parse Err: invalid rss configuration\n");
return BNXT_TF_RC_ERROR;
}
rss = action_item->conf;
/* Copy the rss into the specific action properties */
memcpy(&ap->act_details[BNXT_ULP_ACT_PROP_IDX_RSS_FUNC], &rss->func,
BNXT_ULP_ACT_PROP_SZ_RSS_FUNC);
memcpy(&ap->act_details[BNXT_ULP_ACT_PROP_IDX_RSS_TYPES], &rss->types,
BNXT_ULP_ACT_PROP_SZ_RSS_TYPES);
memcpy(&ap->act_details[BNXT_ULP_ACT_PROP_IDX_RSS_LEVEL], &rss->level,
BNXT_ULP_ACT_PROP_SZ_RSS_LEVEL);
memcpy(&ap->act_details[BNXT_ULP_ACT_PROP_IDX_RSS_KEY_LEN],
&rss->key_len, BNXT_ULP_ACT_PROP_SZ_RSS_KEY_LEN);
if (rss->key_len != 0 && rss->key_len != BNXT_ULP_ACT_PROP_SZ_RSS_KEY) {
BNXT_DRV_DBG(ERR, "Parse Err: RSS key length must be 40 bytes\n");
return BNXT_TF_RC_ERROR;
}
/* User may specify only key length. In that case, rss->key will be NULL.
* So, reject the flow if key_length is valid but rss->key is NULL.
* Also, copy the RSS hash key only when rss->key is valid.
*/
if (rss->key_len != 0 && rss->key == NULL) {
BNXT_DRV_DBG(ERR,
"Parse Err: A valid RSS key must be provided with a valid key len.\n");
return BNXT_TF_RC_ERROR;
}
if (rss->key)
memcpy(&ap->act_details[BNXT_ULP_ACT_PROP_IDX_RSS_KEY], rss->key, rss->key_len);
memcpy(&ap->act_details[BNXT_ULP_ACT_PROP_IDX_RSS_QUEUE_NUM],
&rss->queue_num, BNXT_ULP_ACT_PROP_SZ_RSS_QUEUE_NUM);
if (rss->queue_num >= ULP_BYTE_2_BITS(BNXT_ULP_ACT_PROP_SZ_RSS_QUEUE)) {
BNXT_DRV_DBG(ERR, "Parse Err: RSS queue num too big\n");
return BNXT_TF_RC_ERROR;
}
/* Queues converted into a bitmap format */
memset(queue_list, 0, sizeof(queue_list));
for (idx = 0; idx < rss->queue_num; idx++) {
id = rss->queue[idx];
if (id >= ULP_BYTE_2_BITS(BNXT_ULP_ACT_PROP_SZ_RSS_QUEUE)) {
BNXT_DRV_DBG(ERR, "Parse Err: RSS queue id too big\n");
return BNXT_TF_RC_ERROR;
}
if ((queue_list[id / ULP_INDEX_BITMAP_SIZE] >>
((ULP_INDEX_BITMAP_SIZE - 1) -
(id % ULP_INDEX_BITMAP_SIZE)) & 1)) {
BNXT_DRV_DBG(ERR, "Parse Err: duplicate queue ids\n");
return BNXT_TF_RC_ERROR;
}
queue_list[id / ULP_INDEX_BITMAP_SIZE] |= (1UL <<
((ULP_INDEX_BITMAP_SIZE - 1) - (id % ULP_INDEX_BITMAP_SIZE)));
}
memcpy(&ap->act_details[BNXT_ULP_ACT_PROP_IDX_RSS_QUEUE],
(uint8_t *)queue_list, BNXT_ULP_ACT_PROP_SZ_RSS_QUEUE);
/* set the RSS action header bit */
ULP_BITMAP_SET(param->act_bitmap.bits, BNXT_ULP_ACT_BIT_RSS);
return BNXT_TF_RC_SUCCESS;
}
/* Function to handle the parsing of RTE Flow item eth Header. */
static void
ulp_rte_enc_eth_hdr_handler(struct ulp_rte_parser_params *params,
const struct rte_flow_item_eth *eth_spec)
{
struct ulp_rte_hdr_field *field;
uint32_t size;
field = ¶ms->enc_field[BNXT_ULP_ENC_FIELD_ETH_DMAC];
size = sizeof(eth_spec->hdr.dst_addr.addr_bytes);
field = ulp_rte_parser_fld_copy(field, eth_spec->hdr.dst_addr.addr_bytes, size);
size = sizeof(eth_spec->hdr.src_addr.addr_bytes);
field = ulp_rte_parser_fld_copy(field, eth_spec->hdr.src_addr.addr_bytes, size);
size = sizeof(eth_spec->hdr.ether_type);
field = ulp_rte_parser_fld_copy(field, ð_spec->hdr.ether_type, size);
ULP_BITMAP_SET(params->enc_hdr_bitmap.bits, BNXT_ULP_HDR_BIT_O_ETH);
}
/* Function to handle the parsing of RTE Flow item vlan Header. */
static void
ulp_rte_enc_vlan_hdr_handler(struct ulp_rte_parser_params *params,
const struct rte_flow_item_vlan *vlan_spec,
uint32_t inner)
{
struct ulp_rte_hdr_field *field;
uint32_t size;
if (!inner) {
field = ¶ms->enc_field[BNXT_ULP_ENC_FIELD_O_VLAN_TCI];
ULP_BITMAP_SET(params->enc_hdr_bitmap.bits,
BNXT_ULP_HDR_BIT_OO_VLAN);
} else {
field = ¶ms->enc_field[BNXT_ULP_ENC_FIELD_I_VLAN_TCI];
ULP_BITMAP_SET(params->enc_hdr_bitmap.bits,
BNXT_ULP_HDR_BIT_OI_VLAN);
}
size = sizeof(vlan_spec->hdr.vlan_tci);
field = ulp_rte_parser_fld_copy(field, &vlan_spec->hdr.vlan_tci, size);
size = sizeof(vlan_spec->hdr.eth_proto);
field = ulp_rte_parser_fld_copy(field, &vlan_spec->hdr.eth_proto, size);
}
/* Function to handle the parsing of RTE Flow item ipv4 Header. */
static void
ulp_rte_enc_ipv4_hdr_handler(struct ulp_rte_parser_params *params,
const struct rte_flow_item_ipv4 *ip)
{
struct ulp_rte_hdr_field *field;
uint32_t size;
uint8_t val8;
field = ¶ms->enc_field[BNXT_ULP_ENC_FIELD_IPV4_IHL];
size = sizeof(ip->hdr.version_ihl);
if (!ip->hdr.version_ihl)
val8 = RTE_IPV4_VHL_DEF;
else
val8 = ip->hdr.version_ihl;
field = ulp_rte_parser_fld_copy(field, &val8, size);
size = sizeof(ip->hdr.type_of_service);
field = ulp_rte_parser_fld_copy(field, &ip->hdr.type_of_service, size);
size = sizeof(ip->hdr.packet_id);
field = ulp_rte_parser_fld_copy(field, &ip->hdr.packet_id, size);
size = sizeof(ip->hdr.fragment_offset);
field = ulp_rte_parser_fld_copy(field, &ip->hdr.fragment_offset, size);
size = sizeof(ip->hdr.time_to_live);
if (!ip->hdr.time_to_live)
val8 = BNXT_ULP_DEFAULT_TTL;
else
val8 = ip->hdr.time_to_live;
field = ulp_rte_parser_fld_copy(field, &val8, size);
size = sizeof(ip->hdr.next_proto_id);
field = ulp_rte_parser_fld_copy(field, &ip->hdr.next_proto_id, size);
size = sizeof(ip->hdr.src_addr);
field = ulp_rte_parser_fld_copy(field, &ip->hdr.src_addr, size);
size = sizeof(ip->hdr.dst_addr);
field = ulp_rte_parser_fld_copy(field, &ip->hdr.dst_addr, size);
ULP_BITMAP_SET(params->enc_hdr_bitmap.bits, BNXT_ULP_HDR_BIT_O_IPV4);
}
/* Function to handle the parsing of RTE Flow item ipv6 Header. */
static void
ulp_rte_enc_ipv6_hdr_handler(struct ulp_rte_parser_params *params,
const struct rte_flow_item_ipv6 *ip)
{
struct ulp_rte_hdr_field *field;
uint32_t size;
uint32_t val32;
uint8_t val8;
field = ¶ms->enc_field[BNXT_ULP_ENC_FIELD_IPV6_VTC_FLOW];
size = sizeof(ip->hdr.vtc_flow);
if (!ip->hdr.vtc_flow)
val32 = rte_cpu_to_be_32(BNXT_ULP_IPV6_DFLT_VER);
else
val32 = ip->hdr.vtc_flow;
field = ulp_rte_parser_fld_copy(field, &val32, size);
size = sizeof(ip->hdr.proto);
field = ulp_rte_parser_fld_copy(field, &ip->hdr.proto, size);
size = sizeof(ip->hdr.hop_limits);
if (!ip->hdr.hop_limits)
val8 = BNXT_ULP_DEFAULT_TTL;
else
val8 = ip->hdr.hop_limits;
field = ulp_rte_parser_fld_copy(field, &val8, size);
size = sizeof(ip->hdr.src_addr);
field = ulp_rte_parser_fld_copy(field, &ip->hdr.src_addr, size);
size = sizeof(ip->hdr.dst_addr);
field = ulp_rte_parser_fld_copy(field, &ip->hdr.dst_addr, size);
ULP_BITMAP_SET(params->enc_hdr_bitmap.bits, BNXT_ULP_HDR_BIT_O_IPV6);
}
/* Function to handle the parsing of RTE Flow item UDP Header. */
static void
ulp_rte_enc_udp_hdr_handler(struct ulp_rte_parser_params *params,
const struct rte_flow_item_udp *udp_spec)
{
struct ulp_rte_hdr_field *field;
uint32_t size;
uint8_t type = IPPROTO_UDP;
field = ¶ms->enc_field[BNXT_ULP_ENC_FIELD_UDP_SPORT];
size = sizeof(udp_spec->hdr.src_port);
field = ulp_rte_parser_fld_copy(field, &udp_spec->hdr.src_port, size);
size = sizeof(udp_spec->hdr.dst_port);
field = ulp_rte_parser_fld_copy(field, &udp_spec->hdr.dst_port, size);
ULP_BITMAP_SET(params->enc_hdr_bitmap.bits, BNXT_ULP_HDR_BIT_O_UDP);
/* Update the ip header protocol */
field = ¶ms->enc_field[BNXT_ULP_ENC_FIELD_IPV4_PROTO];
ulp_rte_parser_fld_copy(field, &type, sizeof(type));
field = ¶ms->enc_field[BNXT_ULP_ENC_FIELD_IPV6_PROTO];
ulp_rte_parser_fld_copy(field, &type, sizeof(type));
}
/* Function to handle the parsing of RTE Flow item vxlan Header. */
static void
ulp_rte_enc_vxlan_hdr_handler(struct ulp_rte_parser_params *params,
struct rte_flow_item_vxlan *vxlan_spec)
{
struct ulp_rte_hdr_field *field;
uint32_t size;
field = ¶ms->enc_field[BNXT_ULP_ENC_FIELD_VXLAN_FLAGS];
size = sizeof(vxlan_spec->hdr.flags);
field = ulp_rte_parser_fld_copy(field, &vxlan_spec->hdr.flags, size);
size = sizeof(vxlan_spec->hdr.rsvd0);
field = ulp_rte_parser_fld_copy(field, &vxlan_spec->hdr.rsvd0, size);
size = sizeof(vxlan_spec->hdr.vni);
field = ulp_rte_parser_fld_copy(field, &vxlan_spec->hdr.vni, size);
size = sizeof(vxlan_spec->hdr.rsvd1);
field = ulp_rte_parser_fld_copy(field, &vxlan_spec->hdr.rsvd1, size);
ULP_BITMAP_SET(params->enc_hdr_bitmap.bits, BNXT_ULP_HDR_BIT_T_VXLAN);
}
/* Function to handle the parsing of RTE Flow action vxlan_encap Header. */
int32_t
ulp_rte_vxlan_encap_act_handler(const struct rte_flow_action *action_item,
struct ulp_rte_parser_params *params)
{
const struct rte_flow_action_vxlan_encap *vxlan_encap;
const struct rte_flow_item *item;
const struct rte_flow_item_ipv4 *ipv4_spec;
const struct rte_flow_item_ipv6 *ipv6_spec;
struct rte_flow_item_vxlan vxlan_spec;
uint32_t vlan_num = 0, vlan_size = 0;
uint32_t ip_size = 0, ip_type = 0;
uint32_t vxlan_size = 0;
struct ulp_rte_act_bitmap *act = ¶ms->act_bitmap;
struct ulp_rte_act_prop *ap = ¶ms->act_prop;
vxlan_encap = action_item->conf;
if (!vxlan_encap) {
BNXT_DRV_DBG(ERR, "Parse Error: Vxlan_encap arg is invalid\n");
return BNXT_TF_RC_ERROR;
}
item = vxlan_encap->definition;
if (!item) {
BNXT_DRV_DBG(ERR, "Parse Error: definition arg is invalid\n");
return BNXT_TF_RC_ERROR;
}
if (!ulp_rte_item_skip_void(&item, 0))
return BNXT_TF_RC_ERROR;
/* must have ethernet header */
if (item->type != RTE_FLOW_ITEM_TYPE_ETH) {
BNXT_DRV_DBG(ERR, "Parse Error:vxlan encap does not have eth\n");
return BNXT_TF_RC_ERROR;
}
/* Parse the ethernet header */
if (item->spec)
ulp_rte_enc_eth_hdr_handler(params, item->spec);
/* Goto the next item */
if (!ulp_rte_item_skip_void(&item, 1))
return BNXT_TF_RC_ERROR;
/* May have vlan header */
if (item->type == RTE_FLOW_ITEM_TYPE_VLAN) {
vlan_num++;
if (item->spec)
ulp_rte_enc_vlan_hdr_handler(params, item->spec, 0);
if (!ulp_rte_item_skip_void(&item, 1))
return BNXT_TF_RC_ERROR;
}
/* may have two vlan headers */
if (item->type == RTE_FLOW_ITEM_TYPE_VLAN) {
vlan_num++;
if (item->spec)
ulp_rte_enc_vlan_hdr_handler(params, item->spec, 1);
if (!ulp_rte_item_skip_void(&item, 1))
return BNXT_TF_RC_ERROR;
}
/* Update the vlan count and size of more than one */
if (vlan_num) {
vlan_size = vlan_num * sizeof(struct rte_flow_item_vlan);
vlan_num = tfp_cpu_to_be_32(vlan_num);
memcpy(&ap->act_details[BNXT_ULP_ACT_PROP_IDX_ENCAP_VTAG_NUM],
&vlan_num,
sizeof(uint32_t));
vlan_size = tfp_cpu_to_be_32(vlan_size);
memcpy(&ap->act_details[BNXT_ULP_ACT_PROP_IDX_ENCAP_VTAG_SZ],
&vlan_size,
sizeof(uint32_t));
}
/* L3 must be IPv4, IPv6 */
if (item->type == RTE_FLOW_ITEM_TYPE_IPV4) {
ipv4_spec = item->spec;
ip_size = BNXT_ULP_ENCAP_IPV4_SIZE;
/* Update the ip size details */
ip_size = tfp_cpu_to_be_32(ip_size);
memcpy(&ap->act_details[BNXT_ULP_ACT_PROP_IDX_ENCAP_IP_SZ],
&ip_size, sizeof(uint32_t));
/* update the ip type */
ip_type = rte_cpu_to_be_32(BNXT_ULP_ETH_IPV4);
memcpy(&ap->act_details[BNXT_ULP_ACT_PROP_IDX_ENCAP_L3_TYPE],
&ip_type, sizeof(uint32_t));
/* update the computed field to notify it is ipv4 header */
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_ACT_ENCAP_IPV4_FLAG,
1);
if (ipv4_spec)
ulp_rte_enc_ipv4_hdr_handler(params, ipv4_spec);
if (!ulp_rte_item_skip_void(&item, 1))
return BNXT_TF_RC_ERROR;
} else if (item->type == RTE_FLOW_ITEM_TYPE_IPV6) {
ipv6_spec = item->spec;
ip_size = BNXT_ULP_ENCAP_IPV6_SIZE;
/* Update the ip size details */
ip_size = tfp_cpu_to_be_32(ip_size);
memcpy(&ap->act_details[BNXT_ULP_ACT_PROP_IDX_ENCAP_IP_SZ],
&ip_size, sizeof(uint32_t));
/* update the ip type */
ip_type = rte_cpu_to_be_32(BNXT_ULP_ETH_IPV6);
memcpy(&ap->act_details[BNXT_ULP_ACT_PROP_IDX_ENCAP_L3_TYPE],
&ip_type, sizeof(uint32_t));
/* update the computed field to notify it is ipv6 header */
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_ACT_ENCAP_IPV6_FLAG,
1);
if (ipv6_spec)
ulp_rte_enc_ipv6_hdr_handler(params, ipv6_spec);
if (!ulp_rte_item_skip_void(&item, 1))
return BNXT_TF_RC_ERROR;
} else {
BNXT_DRV_DBG(ERR, "Parse Error: Vxlan Encap expects L3 hdr\n");
return BNXT_TF_RC_ERROR;
}
/* L4 is UDP */
if (item->type != RTE_FLOW_ITEM_TYPE_UDP) {
BNXT_DRV_DBG(ERR, "vxlan encap does not have udp\n");
return BNXT_TF_RC_ERROR;
}
if (item->spec)
ulp_rte_enc_udp_hdr_handler(params, item->spec);
if (!ulp_rte_item_skip_void(&item, 1))
return BNXT_TF_RC_ERROR;
/* Finally VXLAN */
if (item->type != RTE_FLOW_ITEM_TYPE_VXLAN) {
BNXT_DRV_DBG(ERR, "vxlan encap does not have vni\n");
return BNXT_TF_RC_ERROR;
}
vxlan_size = sizeof(struct rte_flow_item_vxlan);
/* copy the vxlan details */
memcpy(&vxlan_spec, item->spec, vxlan_size);
vxlan_spec.hdr.flags = 0x08;
vxlan_size = tfp_cpu_to_be_32(vxlan_size);
memcpy(&ap->act_details[BNXT_ULP_ACT_PROP_IDX_ENCAP_TUN_SZ],
&vxlan_size, sizeof(uint32_t));
ulp_rte_enc_vxlan_hdr_handler(params, &vxlan_spec);
/* update the hdr_bitmap with vxlan */
ULP_BITMAP_SET(act->bits, BNXT_ULP_ACT_BIT_VXLAN_ENCAP);
return BNXT_TF_RC_SUCCESS;
}
/* Function to handle the parsing of RTE Flow action vxlan_encap Header */
int32_t
ulp_rte_vxlan_decap_act_handler(const struct rte_flow_action *action_item
__rte_unused,
struct ulp_rte_parser_params *params)
{
/* update the hdr_bitmap with vxlan */
ULP_BITMAP_SET(params->act_bitmap.bits,
BNXT_ULP_ACT_BIT_VXLAN_DECAP);
/* Update computational field with tunnel decap info */
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_L3_TUN_DECAP, 1);
return BNXT_TF_RC_SUCCESS;
}
/* Function to handle the parsing of RTE Flow action drop Header. */
int32_t
ulp_rte_drop_act_handler(const struct rte_flow_action *action_item __rte_unused,
struct ulp_rte_parser_params *params)
{
/* Update the hdr_bitmap with drop */
ULP_BITMAP_SET(params->act_bitmap.bits, BNXT_ULP_ACT_BIT_DROP);
return BNXT_TF_RC_SUCCESS;
}
/* Function to handle the parsing of RTE Flow action count. */
int32_t
ulp_rte_count_act_handler(const struct rte_flow_action *action_item,
struct ulp_rte_parser_params *params)
{
const struct rte_flow_action_count *act_count;
struct ulp_rte_act_prop *act_prop = ¶ms->act_prop;
act_count = action_item->conf;
if (act_count) {
memcpy(&act_prop->act_details[BNXT_ULP_ACT_PROP_IDX_COUNT],
&act_count->id,
BNXT_ULP_ACT_PROP_SZ_COUNT);
}
/* Update the hdr_bitmap with count */
ULP_BITMAP_SET(params->act_bitmap.bits, BNXT_ULP_ACT_BIT_COUNT);
return BNXT_TF_RC_SUCCESS;
}
static bool ulp_rte_parser_is_portb_vfrep(struct ulp_rte_parser_params *param)
{
return ULP_COMP_FLD_IDX_RD(param, BNXT_ULP_CF_IDX_MP_B_IS_VFREP);
}
/*
* Swaps info related to multi-port:
* common:
* BNXT_ULP_CF_IDX_MP_B_IS_VFREP, BNXT_ULP_CF_IDX_MP_A_IS_VFREP
* BNXT_ULP_CF_IDX_MP_PORT_A, BNXT_ULP_CF_IDX_MP_PORT_B
*
* ingress:
* BNXT_ULP_CF_IDX_MP_VNIC_B, BNXT_ULP_CF_IDX_MP_VNIC_A
*
* egress:
* BNXT_ULP_CF_IDX_MP_MDATA_B, BNXT_ULP_CF_IDX_MP_MDATA_A
* BNXT_ULP_CF_IDX_MP_VPORT_B, BNXT_ULP_CF_IDX_MP_VPORT_A
*
* Note: This is done as OVS could give us a non-VFREP port in port B, and we
* cannot use that to mirror, so we swap out the ports so that a VFREP is now
* in port B instead.
*/
static int32_t
ulp_rte_parser_normalize_port_info(struct ulp_rte_parser_params *param)
{
uint16_t mp_port_a, mp_port_b, mp_mdata_a, mp_mdata_b,
mp_vport_a, mp_vport_b, mp_vnic_a, mp_vnic_b,
mp_is_vfrep_a, mp_is_vfrep_b;
mp_is_vfrep_a = ULP_COMP_FLD_IDX_RD(param, BNXT_ULP_CF_IDX_MP_A_IS_VFREP);
mp_is_vfrep_b = ULP_COMP_FLD_IDX_RD(param, BNXT_ULP_CF_IDX_MP_B_IS_VFREP);
ULP_COMP_FLD_IDX_WR(param, BNXT_ULP_CF_IDX_MP_B_IS_VFREP, mp_is_vfrep_a);
ULP_COMP_FLD_IDX_WR(param, BNXT_ULP_CF_IDX_MP_A_IS_VFREP, mp_is_vfrep_b);
mp_port_a = ULP_COMP_FLD_IDX_RD(param, BNXT_ULP_CF_IDX_MP_PORT_A);
mp_port_b = ULP_COMP_FLD_IDX_RD(param, BNXT_ULP_CF_IDX_MP_PORT_B);
ULP_COMP_FLD_IDX_WR(param, BNXT_ULP_CF_IDX_MP_PORT_B, mp_port_a);
ULP_COMP_FLD_IDX_WR(param, BNXT_ULP_CF_IDX_MP_PORT_A, mp_port_b);
mp_vport_a = ULP_COMP_FLD_IDX_RD(param, BNXT_ULP_CF_IDX_MP_VPORT_A);
mp_vport_b = ULP_COMP_FLD_IDX_RD(param, BNXT_ULP_CF_IDX_MP_VPORT_B);
ULP_COMP_FLD_IDX_WR(param, BNXT_ULP_CF_IDX_MP_VPORT_B, mp_vport_a);
ULP_COMP_FLD_IDX_WR(param, BNXT_ULP_CF_IDX_MP_VPORT_A, mp_vport_b);
mp_vnic_a = ULP_COMP_FLD_IDX_RD(param, BNXT_ULP_CF_IDX_MP_VNIC_A);
mp_vnic_b = ULP_COMP_FLD_IDX_RD(param, BNXT_ULP_CF_IDX_MP_VNIC_B);
ULP_COMP_FLD_IDX_WR(param, BNXT_ULP_CF_IDX_MP_VNIC_B, mp_vnic_a);
ULP_COMP_FLD_IDX_WR(param, BNXT_ULP_CF_IDX_MP_VNIC_A, mp_vnic_b);
mp_mdata_a = ULP_COMP_FLD_IDX_RD(param, BNXT_ULP_CF_IDX_MP_MDATA_A);
mp_mdata_b = ULP_COMP_FLD_IDX_RD(param, BNXT_ULP_CF_IDX_MP_MDATA_B);
ULP_COMP_FLD_IDX_WR(param, BNXT_ULP_CF_IDX_MP_MDATA_B, mp_mdata_a);
ULP_COMP_FLD_IDX_WR(param, BNXT_ULP_CF_IDX_MP_MDATA_A, mp_mdata_b);
return BNXT_TF_RC_SUCCESS;
}
/* Function to handle the parsing of action ports. */
static int32_t
ulp_rte_parser_act_port_set(struct ulp_rte_parser_params *param,
uint32_t ifindex, bool multi_port,
enum bnxt_ulp_direction_type act_dir)
{
enum bnxt_ulp_direction_type dir;
uint16_t pid_s;
uint8_t *p_mdata;
uint32_t pid, port_index;
struct ulp_rte_act_prop *act = ¶m->act_prop;
enum bnxt_ulp_intf_type port_type;
uint32_t vnic_type;
/* Get the direction */
/* If action implicitly specifies direction, use the specification. */
dir = (act_dir == BNXT_ULP_DIR_INVALID) ?
ULP_COMP_FLD_IDX_RD(param, BNXT_ULP_CF_IDX_DIRECTION) :
act_dir;
port_type = ULP_COMP_FLD_IDX_RD(param,
BNXT_ULP_CF_IDX_ACT_PORT_TYPE);
/* Update flag if Port A/B type is VF-REP */
ULP_COMP_FLD_IDX_WR(param, multi_port ?
BNXT_ULP_CF_IDX_MP_B_IS_VFREP :
BNXT_ULP_CF_IDX_MP_A_IS_VFREP,
(port_type == BNXT_ULP_INTF_TYPE_VF_REP) ? 1 : 0);
/* An egress flow where the action port is not another VF endpoint
* requires a VPORT.
*/
if (dir == BNXT_ULP_DIR_EGRESS) {
/* For egress direction, fill vport */
if (ulp_port_db_vport_get(param->ulp_ctx, ifindex, &pid_s))
return BNXT_TF_RC_ERROR;
pid = pid_s;
pid = rte_cpu_to_be_32(pid);
if (!multi_port)
memcpy(&act->act_details[BNXT_ULP_ACT_PROP_IDX_VPORT],
&pid, BNXT_ULP_ACT_PROP_SZ_VPORT);
/* Fill metadata */
if (port_type == BNXT_ULP_INTF_TYPE_VF_REP) {
port_index = ULP_COMP_FLD_IDX_RD(param, multi_port ?
BNXT_ULP_CF_IDX_MP_PORT_B :
BNXT_ULP_CF_IDX_MP_PORT_A);
if (ulp_port_db_port_meta_data_get(param->ulp_ctx,
port_index, &p_mdata))
return BNXT_TF_RC_ERROR;
/*
* Update appropriate port (A/B) metadata based on multi-port
* indication
*/
ULP_COMP_FLD_IDX_WR(param,
multi_port ?
BNXT_ULP_CF_IDX_MP_MDATA_B :
BNXT_ULP_CF_IDX_MP_MDATA_A,
rte_cpu_to_be_16(*((uint16_t *)p_mdata)));
}
/*
* Update appropriate port (A/B) VPORT based on multi-port
* indication.
*/
ULP_COMP_FLD_IDX_WR(param,
multi_port ?
BNXT_ULP_CF_IDX_MP_VPORT_B :
BNXT_ULP_CF_IDX_MP_VPORT_A,
pid_s);
/* Setup the VF_TO_VF VNIC information */
if (!multi_port && port_type == BNXT_ULP_INTF_TYPE_VF_REP) {
if (ulp_port_db_default_vnic_get(param->ulp_ctx,
ifindex,
BNXT_ULP_VF_FUNC_VNIC,
&pid_s))
return BNXT_TF_RC_ERROR;
pid = pid_s;
/* Allows use of func_opcode with VNIC */
ULP_COMP_FLD_IDX_WR(param, BNXT_ULP_CF_IDX_VNIC, pid);
}
} else {
/* For ingress direction, fill vnic */
/*
* Action Destination
* ------------------------------------
* PORT_REPRESENTOR Driver Function
* ------------------------------------
* REPRESENTED_PORT VF
* ------------------------------------
* PORT_ID VF
*/
if (act_dir != BNXT_ULP_DIR_INGRESS &&
port_type == BNXT_ULP_INTF_TYPE_VF_REP)
vnic_type = BNXT_ULP_VF_FUNC_VNIC;
else
vnic_type = BNXT_ULP_DRV_FUNC_VNIC;
if (ulp_port_db_default_vnic_get(param->ulp_ctx, ifindex,
vnic_type, &pid_s))
return BNXT_TF_RC_ERROR;
pid = pid_s;
/* Allows use of func_opcode with VNIC */
ULP_COMP_FLD_IDX_WR(param, BNXT_ULP_CF_IDX_VNIC, pid);
pid = rte_cpu_to_be_32(pid);
if (!multi_port)
memcpy(&act->act_details[BNXT_ULP_ACT_PROP_IDX_VNIC],
&pid, BNXT_ULP_ACT_PROP_SZ_VNIC);
/*
* Update appropriate port (A/B) VNIC based on multi-port
* indication.
*/
ULP_COMP_FLD_IDX_WR(param,
multi_port ?
BNXT_ULP_CF_IDX_MP_VNIC_B :
BNXT_ULP_CF_IDX_MP_VNIC_A,
pid_s);
}
if (multi_port && !ulp_rte_parser_is_portb_vfrep(param))
ulp_rte_parser_normalize_port_info(param);
/* Update the action port set bit */
ULP_COMP_FLD_IDX_WR(param, BNXT_ULP_CF_IDX_ACT_PORT_IS_SET, 1);
return BNXT_TF_RC_SUCCESS;
}
/* Function to handle the parsing of RTE Flow action PF. */
int32_t
ulp_rte_pf_act_handler(const struct rte_flow_action *action_item __rte_unused,
struct ulp_rte_parser_params *params)
{
struct bnxt *bp;
uint32_t port_id;
enum bnxt_ulp_direction_type dir;
struct ulp_rte_act_prop *act = ¶ms->act_prop;
/* Get the port id of the current device */
port_id = ULP_COMP_FLD_IDX_RD(params, BNXT_ULP_CF_IDX_INCOMING_IF);
params->port_id = port_id;
bp = bnxt_pmd_get_bp(params->port_id);
if (bp == NULL) {
BNXT_DRV_DBG(ERR, "Invalid bp");
return BNXT_TF_RC_ERROR;
}
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_ACT_PORT_TYPE, BNXT_ULP_INTF_TYPE_PF);
/* Get the direction */
dir = ULP_COMP_FLD_IDX_RD(params, BNXT_ULP_CF_IDX_DIRECTION);
if (dir == BNXT_ULP_DIR_EGRESS) {
BNXT_DRV_DBG(ERR, "Invalid direction");
return BNXT_TF_RC_ERROR;
} else {
uint16_t pid_s = bp->parent->vnic;
uint32_t pid = pid_s;
pid = rte_cpu_to_be_32(pid);
memcpy(&act->act_details[BNXT_ULP_ACT_PROP_IDX_VNIC],
&pid, BNXT_ULP_ACT_PROP_SZ_VNIC);
/*
* Update appropriate port (A/B) VNIC based on multi-port
* indication.
*/
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_MP_VNIC_A, pid_s);
}
/* Update the action port set bit */
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_ACT_PORT_IS_SET, 1);
return BNXT_TF_RC_SUCCESS;
}
/* Function to handle the parsing of RTE Flow action VF. */
int32_t
ulp_rte_vf_act_handler(const struct rte_flow_action *action_item,
struct ulp_rte_parser_params *params)
{
const struct rte_flow_action_vf *vf_action;
enum bnxt_ulp_intf_type intf_type;
uint32_t ifindex;
struct bnxt *bp;
vf_action = action_item->conf;
if (!vf_action) {
BNXT_DRV_DBG(ERR, "ParseErr: Invalid Argument\n");
return BNXT_TF_RC_PARSE_ERR;
}
if (vf_action->original) {
BNXT_DRV_DBG(ERR, "ParseErr:VF Original not supported\n");
return BNXT_TF_RC_PARSE_ERR;
}
bp = bnxt_pmd_get_bp(params->port_id);
if (bp == NULL) {
BNXT_DRV_DBG(ERR, "Invalid bp\n");
return BNXT_TF_RC_ERROR;
}
/* vf_action->id is a logical number which in this case is an
* offset from the first VF. So, to get the absolute VF id, the
* offset must be added to the absolute first vf id of that port.
*/
if (ulp_port_db_dev_func_id_to_ulp_index(params->ulp_ctx,
bp->first_vf_id +
vf_action->id,
&ifindex)) {
BNXT_DRV_DBG(ERR, "VF is not valid interface\n");
return BNXT_TF_RC_ERROR;
}
/* Check the port is VF port */
intf_type = ulp_port_db_port_type_get(params->ulp_ctx, ifindex);
if (intf_type != BNXT_ULP_INTF_TYPE_VF &&
intf_type != BNXT_ULP_INTF_TYPE_TRUSTED_VF) {
BNXT_DRV_DBG(ERR, "Port is not a VF port\n");
return BNXT_TF_RC_ERROR;
}
/* Update the action properties */
ULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_ACT_PORT_TYPE, intf_type);
return ulp_rte_parser_act_port_set(params, ifindex, false,
BNXT_ULP_DIR_INVALID);
}
/* Parse actions PORT_ID, PORT_REPRESENTOR and REPRESENTED_PORT. */
int32_t
ulp_rte_port_act_handler(const struct rte_flow_action *act_item,
struct ulp_rte_parser_params *param)
{
uint32_t ethdev_id;
uint32_t ifindex;
const struct rte_flow_action_port_id *port_id = act_item->conf;
uint32_t num_ports;
enum bnxt_ulp_intf_type intf_type;
enum bnxt_ulp_direction_type act_dir;
if (!act_item->conf) {
BNXT_DRV_DBG(ERR,
"ParseErr: Invalid Argument\n");
return BNXT_TF_RC_PARSE_ERR;
}
switch (act_item->type) {
case RTE_FLOW_ACTION_TYPE_PORT_ID: {
const struct rte_flow_action_port_id *port_id = act_item->conf;
if (port_id->original) {
BNXT_DRV_DBG(ERR,
"ParseErr:Portid Original not supported\n");
return BNXT_TF_RC_PARSE_ERR;
}
ethdev_id = port_id->id;
act_dir = BNXT_ULP_DIR_INVALID;
break;
}
case RTE_FLOW_ACTION_TYPE_PORT_REPRESENTOR: {
const struct rte_flow_action_ethdev *ethdev = act_item->conf;
ethdev_id = ethdev->port_id;
act_dir = BNXT_ULP_DIR_INGRESS;
break;
}
case RTE_FLOW_ACTION_TYPE_REPRESENTED_PORT: {
const struct rte_flow_action_ethdev *ethdev = act_item->conf;
ethdev_id = ethdev->port_id;
act_dir = BNXT_ULP_DIR_EGRESS;
break;
}
default:
BNXT_DRV_DBG(ERR, "Unknown port action\n");
return BNXT_TF_RC_ERROR;
}
num_ports = ULP_COMP_FLD_IDX_RD(param, BNXT_ULP_CF_IDX_MP_NPORTS);
if (num_ports) {
ULP_COMP_FLD_IDX_WR(param, BNXT_ULP_CF_IDX_MP_PORT_B,
port_id->id);
ULP_BITMAP_SET(param->act_bitmap.bits,
BNXT_ULP_ACT_BIT_MULTIPLE_PORT);
} else {
ULP_COMP_FLD_IDX_WR(param, BNXT_ULP_CF_IDX_MP_PORT_A,
port_id->id);
}
/* Get the port db ifindex */
if (ulp_port_db_dev_port_to_ulp_index(param->ulp_ctx, ethdev_id,
&ifindex)) {
BNXT_DRV_DBG(ERR, "Invalid port id\n");
return BNXT_TF_RC_ERROR;
}
/* Get the intf type */
intf_type = ulp_port_db_port_type_get(param->ulp_ctx, ifindex);
if (!intf_type) {
BNXT_DRV_DBG(ERR, "Invalid port type\n");
return BNXT_TF_RC_ERROR;
}
/* Set the action port */
ULP_COMP_FLD_IDX_WR(param, BNXT_ULP_CF_IDX_ACT_PORT_TYPE, intf_type);
ULP_COMP_FLD_IDX_WR(param, BNXT_ULP_CF_IDX_DEV_ACT_PORT_ID,
ethdev_id);
ULP_COMP_FLD_IDX_WR(param, BNXT_ULP_CF_IDX_MP_NPORTS, ++num_ports);
return ulp_rte_parser_act_port_set(param, ifindex,
ULP_BITMAP_ISSET(param->act_bitmap.bits,
BNXT_ULP_ACT_BIT_MULTIPLE_PORT),
act_dir);
}
/* Function to handle the parsing of RTE Flow action pop vlan. */
int32_t
ulp_rte_of_pop_vlan_act_handler(const struct rte_flow_action *a __rte_unused,
struct ulp_rte_parser_params *params)
{
/* Update the act_bitmap with pop */
ULP_BITMAP_SET(params->act_bitmap.bits, BNXT_ULP_ACT_BIT_POP_VLAN);
return BNXT_TF_RC_SUCCESS;
}
/* Function to handle the parsing of RTE Flow action push vlan. */
int32_t
ulp_rte_of_push_vlan_act_handler(const struct rte_flow_action *action_item,
struct ulp_rte_parser_params *params)
{
const struct rte_flow_action_of_push_vlan *push_vlan;
uint16_t ethertype;
struct ulp_rte_act_prop *act = ¶ms->act_prop;
push_vlan = action_item->conf;
if (push_vlan) {
ethertype = push_vlan->ethertype;
if (tfp_cpu_to_be_16(ethertype) != RTE_ETHER_TYPE_VLAN) {
BNXT_DRV_DBG(ERR,
"Parse Err: Ethertype not supported\n");
return BNXT_TF_RC_PARSE_ERR;
}
memcpy(&act->act_details[BNXT_ULP_ACT_PROP_IDX_PUSH_VLAN],
ðertype, BNXT_ULP_ACT_PROP_SZ_PUSH_VLAN);
/* Update the hdr_bitmap with push vlan */
ULP_BITMAP_SET(params->act_bitmap.bits,
BNXT_ULP_ACT_BIT_PUSH_VLAN);
return BNXT_TF_RC_SUCCESS;
}
BNXT_DRV_DBG(ERR, "Parse Error: Push vlan arg is invalid\n");
return BNXT_TF_RC_ERROR;
}
/* Function to handle the parsing of RTE Flow action set vlan id. */
int32_t
ulp_rte_of_set_vlan_vid_act_handler(const struct rte_flow_action *action_item,
struct ulp_rte_parser_params *params)
{
const struct rte_flow_action_of_set_vlan_vid *vlan_vid;
uint32_t vid;
struct ulp_rte_act_prop *act = ¶ms->act_prop;
vlan_vid = action_item->conf;
if (vlan_vid && vlan_vid->vlan_vid) {
vid = vlan_vid->vlan_vid;
memcpy(&act->act_details[BNXT_ULP_ACT_PROP_IDX_SET_VLAN_VID],
&vid, BNXT_ULP_ACT_PROP_SZ_SET_VLAN_VID);
/* Update the hdr_bitmap with vlan vid */
ULP_BITMAP_SET(params->act_bitmap.bits,
BNXT_ULP_ACT_BIT_SET_VLAN_VID);
return BNXT_TF_RC_SUCCESS;
}
BNXT_DRV_DBG(ERR, "Parse Error: Vlan vid arg is invalid\n");
return BNXT_TF_RC_ERROR;
}
/* Function to handle the parsing of RTE Flow action set vlan pcp. */
int32_t
ulp_rte_of_set_vlan_pcp_act_handler(const struct rte_flow_action *action_item,
struct ulp_rte_parser_params *params)
{
const struct rte_flow_action_of_set_vlan_pcp *vlan_pcp;
uint8_t pcp;
struct ulp_rte_act_prop *act = ¶ms->act_prop;
vlan_pcp = action_item->conf;
if (vlan_pcp) {
pcp = vlan_pcp->vlan_pcp;
memcpy(&act->act_details[BNXT_ULP_ACT_PROP_IDX_SET_VLAN_PCP],
&pcp, BNXT_ULP_ACT_PROP_SZ_SET_VLAN_PCP);
/* Update the hdr_bitmap with vlan vid */
ULP_BITMAP_SET(params->act_bitmap.bits,
BNXT_ULP_ACT_BIT_SET_VLAN_PCP);
return BNXT_TF_RC_SUCCESS;
}
BNXT_DRV_DBG(ERR, "Parse Error: Vlan pcp arg is invalid\n");
return BNXT_TF_RC_ERROR;
}
/* Function to handle the parsing of RTE Flow action set ipv4 src.*/
int32_t
ulp_rte_set_ipv4_src_act_handler(const struct rte_flow_action *action_item,
struct ulp_rte_parser_params *params)
{
const struct rte_flow_action_set_ipv4 *set_ipv4;
struct ulp_rte_act_prop *act = ¶ms->act_prop;
set_ipv4 = action_item->conf;
if (set_ipv4) {
memcpy(&act->act_details[BNXT_ULP_ACT_PROP_IDX_SET_IPV4_SRC],
&set_ipv4->ipv4_addr, BNXT_ULP_ACT_PROP_SZ_SET_IPV4_SRC);
/* Update the hdr_bitmap with set ipv4 src */
ULP_BITMAP_SET(params->act_bitmap.bits,
BNXT_ULP_ACT_BIT_SET_IPV4_SRC);
return BNXT_TF_RC_SUCCESS;
}
BNXT_DRV_DBG(ERR, "Parse Error: set ipv4 src arg is invalid\n");
return BNXT_TF_RC_ERROR;
}
/* Function to handle the parsing of RTE Flow action set ipv4 dst.*/
int32_t
ulp_rte_set_ipv4_dst_act_handler(const struct rte_flow_action *action_item,
struct ulp_rte_parser_params *params)
{
const struct rte_flow_action_set_ipv4 *set_ipv4;
struct ulp_rte_act_prop *act = ¶ms->act_prop;
set_ipv4 = action_item->conf;
if (set_ipv4) {
memcpy(&act->act_details[BNXT_ULP_ACT_PROP_IDX_SET_IPV4_DST],
&set_ipv4->ipv4_addr, BNXT_ULP_ACT_PROP_SZ_SET_IPV4_DST);
/* Update the hdr_bitmap with set ipv4 dst */
ULP_BITMAP_SET(params->act_bitmap.bits,
BNXT_ULP_ACT_BIT_SET_IPV4_DST);
return BNXT_TF_RC_SUCCESS;
}
BNXT_DRV_DBG(ERR, "Parse Error: set ipv4 dst arg is invalid\n");
return BNXT_TF_RC_ERROR;
}
/* Function to handle the parsing of RTE Flow action set ipv6 src.*/
int32_t
ulp_rte_set_ipv6_src_act_handler(const struct rte_flow_action *action_item,
struct ulp_rte_parser_params *params)
{
const struct rte_flow_action_set_ipv6 *set_ipv6;
struct ulp_rte_act_prop *act = ¶ms->act_prop;
set_ipv6 = action_item->conf;
if (set_ipv6) {
memcpy(&act->act_details[BNXT_ULP_ACT_PROP_IDX_SET_IPV6_SRC],
&set_ipv6->ipv6_addr, BNXT_ULP_ACT_PROP_SZ_SET_IPV6_SRC);
/* Update the hdr_bitmap with set ipv4 src */
ULP_BITMAP_SET(params->act_bitmap.bits,
BNXT_ULP_ACT_BIT_SET_IPV6_SRC);
return BNXT_TF_RC_SUCCESS;
}
BNXT_DRV_DBG(ERR, "Parse Error: set ipv6 src arg is invalid\n");
return BNXT_TF_RC_ERROR;
}
/* Function to handle the parsing of RTE Flow action set ipv6 dst.*/
int32_t
ulp_rte_set_ipv6_dst_act_handler(const struct rte_flow_action *action_item,
struct ulp_rte_parser_params *params)
{
const struct rte_flow_action_set_ipv6 *set_ipv6;
struct ulp_rte_act_prop *act = ¶ms->act_prop;
set_ipv6 = action_item->conf;
if (set_ipv6) {
memcpy(&act->act_details[BNXT_ULP_ACT_PROP_IDX_SET_IPV6_DST],
&set_ipv6->ipv6_addr, BNXT_ULP_ACT_PROP_SZ_SET_IPV6_DST);
/* Update the hdr_bitmap with set ipv6 dst */
ULP_BITMAP_SET(params->act_bitmap.bits,
BNXT_ULP_ACT_BIT_SET_IPV6_DST);
return BNXT_TF_RC_SUCCESS;
}
BNXT_DRV_DBG(ERR, "Parse Error: set ipv6 dst arg is invalid\n");
return BNXT_TF_RC_ERROR;
}
/* Function to handle the parsing of RTE Flow action set tp src.*/
int32_t
ulp_rte_set_tp_src_act_handler(const struct rte_flow_action *action_item,
struct ulp_rte_parser_params *params)
{
const struct rte_flow_action_set_tp *set_tp;
struct ulp_rte_act_prop *act = ¶ms->act_prop;
set_tp = action_item->conf;
if (set_tp) {
memcpy(&act->act_details[BNXT_ULP_ACT_PROP_IDX_SET_TP_SRC],
&set_tp->port, BNXT_ULP_ACT_PROP_SZ_SET_TP_SRC);
/* Update the hdr_bitmap with set tp src */
ULP_BITMAP_SET(params->act_bitmap.bits,
BNXT_ULP_ACT_BIT_SET_TP_SRC);
return BNXT_TF_RC_SUCCESS;
}
BNXT_DRV_DBG(ERR, "Parse Error: set tp src arg is invalid\n");
return BNXT_TF_RC_ERROR;
}
/* Function to handle the parsing of RTE Flow action set tp dst.*/
int32_t
ulp_rte_set_tp_dst_act_handler(const struct rte_flow_action *action_item,
struct ulp_rte_parser_params *params)
{
const struct rte_flow_action_set_tp *set_tp;
struct ulp_rte_act_prop *act = ¶ms->act_prop;
set_tp = action_item->conf;
if (set_tp) {
memcpy(&act->act_details[BNXT_ULP_ACT_PROP_IDX_SET_TP_DST],
&set_tp->port, BNXT_ULP_ACT_PROP_SZ_SET_TP_DST);
/* Update the hdr_bitmap with set tp dst */
ULP_BITMAP_SET(params->act_bitmap.bits,
BNXT_ULP_ACT_BIT_SET_TP_DST);
return BNXT_TF_RC_SUCCESS;
}
BNXT_DRV_DBG(ERR, "Parse Error: set tp src arg is invalid\n");
return BNXT_TF_RC_ERROR;
}
/* Function to handle the parsing of RTE Flow action dec ttl.*/
int32_t
ulp_rte_dec_ttl_act_handler(const struct rte_flow_action *act __rte_unused,
struct ulp_rte_parser_params *params)
{
/* Update the act_bitmap with dec ttl */
ULP_BITMAP_SET(params->act_bitmap.bits, BNXT_ULP_ACT_BIT_DEC_TTL);
return BNXT_TF_RC_SUCCESS;
}
/* Function to handle the parsing of RTE Flow action set ttl.*/
int32_t
ulp_rte_set_ttl_act_handler(const struct rte_flow_action *action_item,
struct ulp_rte_parser_params *params)
{
const struct rte_flow_action_set_ttl *set_ttl;
struct ulp_rte_act_prop *act = ¶ms->act_prop;
set_ttl = action_item->conf;
if (set_ttl) {
memcpy(&act->act_details[BNXT_ULP_ACT_PROP_IDX_SET_TTL],
&set_ttl->ttl_value, BNXT_ULP_ACT_PROP_SZ_SET_TTL);
/* Update the act_bitmap with dec ttl */
/* Note: NIC HW not support the set_ttl action, here using dec_ttl to simulate
* the set_ttl action. And ensure the ttl field must be one more than the value
* of action set_ttl.
*/
if (ULP_COMP_FLD_IDX_RD(params, BNXT_ULP_CF_IDX_O_L3_TTL) ==
(uint32_t)(set_ttl->ttl_value + 1)) {
ULP_BITMAP_SET(params->act_bitmap.bits, BNXT_ULP_ACT_BIT_DEC_TTL);
return BNXT_TF_RC_SUCCESS;
}
BNXT_DRV_DBG(ERR, "Parse Error: set_ttl value not match with flow ttl field.\n");
return BNXT_TF_RC_ERROR;
}
BNXT_DRV_DBG(ERR, "Parse Error: set ttl arg is invalid.\n");
return BNXT_TF_RC_ERROR;
}
/* Function to handle the parsing of RTE Flow action JUMP */
int32_t
ulp_rte_jump_act_handler(const struct rte_flow_action *action_item,
struct ulp_rte_parser_params *params)
{
const struct rte_flow_action_jump *jump_act;
struct ulp_rte_act_prop *act = ¶ms->act_prop;
uint32_t group_id;
jump_act = action_item->conf;
if (jump_act) {
group_id = rte_cpu_to_be_32(jump_act->group);
memcpy(&act->act_details[BNXT_ULP_ACT_PROP_IDX_JUMP],
&group_id, BNXT_ULP_ACT_PROP_SZ_JUMP);
ULP_BITMAP_SET(params->act_bitmap.bits, BNXT_ULP_ACT_BIT_JUMP);
}
return BNXT_TF_RC_SUCCESS;
}
int32_t
ulp_rte_sample_act_handler(const struct rte_flow_action *action_item,
struct ulp_rte_parser_params *params)
{
const struct rte_flow_action_sample *sample;
int ret;
sample = action_item->conf;
/* if SAMPLE bit is set it means this sample action is nested within the
* actions of another sample action; this is not allowed
*/
if (ULP_BITMAP_ISSET(params->act_bitmap.bits,
BNXT_ULP_ACT_BIT_SAMPLE))
return BNXT_TF_RC_ERROR;
/* a sample action is only allowed as a shared action */
if (!ULP_BITMAP_ISSET(params->act_bitmap.bits,
BNXT_ULP_ACT_BIT_SHARED))
return BNXT_TF_RC_ERROR;
/* only a ratio of 1 i.e. 100% is supported */
if (sample->ratio != 1)
return BNXT_TF_RC_ERROR;
if (!sample->actions)
return BNXT_TF_RC_ERROR;
/* parse the nested actions for a sample action */
ret = bnxt_ulp_rte_parser_act_parse(sample->actions, params);
if (ret == BNXT_TF_RC_SUCCESS)
/* Update the act_bitmap with sample */
ULP_BITMAP_SET(params->act_bitmap.bits,
BNXT_ULP_ACT_BIT_SAMPLE);
return ret;
}
int32_t
ulp_rte_action_hdlr_handler(const struct rte_flow_action *action_item,
struct ulp_rte_parser_params *params)
{
const struct rte_flow_action_handle *handle;
struct bnxt_ulp_shared_act_info *act_info;
uint64_t action_bitmask;
uint32_t shared_action_type;
struct ulp_rte_act_prop *act = ¶ms->act_prop;
uint64_t tmp64;
enum bnxt_ulp_direction_type dir, handle_dir;
uint32_t act_info_entries = 0;
int32_t ret;
handle = action_item->conf;
/* Have to use the computed direction since the params->dir_attr
* can be different (transfer, ingress, egress)
*/
dir = ULP_COMP_FLD_IDX_RD(params, BNXT_ULP_CF_IDX_DIRECTION);
/* direction of shared action must match direction of flow */
ret = bnxt_get_action_handle_direction(handle, &handle_dir);
if (unlikely(ret || dir != handle_dir)) {
BNXT_DRV_DBG(ERR, "Invalid shared handle or direction\n");
return BNXT_TF_RC_ERROR;
}
if (unlikely(bnxt_get_action_handle_type(handle, &shared_action_type))) {
BNXT_DRV_DBG(ERR, "Invalid shared handle\n");
return BNXT_TF_RC_ERROR;
}
act_info = bnxt_ulp_shared_act_info_get(&act_info_entries);
if (unlikely(shared_action_type >= act_info_entries || !act_info)) {
BNXT_DRV_DBG(ERR, "Invalid shared handle\n");
return BNXT_TF_RC_ERROR;
}
action_bitmask = act_info[shared_action_type].act_bitmask;
/* shared actions of the same type cannot be repeated */
if (unlikely(params->act_bitmap.bits & action_bitmask)) {
BNXT_DRV_DBG(ERR, "indirect actions cannot be repeated\n");
return BNXT_TF_RC_ERROR;
}
tmp64 = tfp_cpu_to_be_64((uint64_t)bnxt_get_action_handle_index(handle));
memcpy(&act->act_details[BNXT_ULP_ACT_PROP_IDX_SHARED_HANDLE],
&tmp64, BNXT_ULP_ACT_PROP_SZ_SHARED_HANDLE);
ULP_BITMAP_SET(params->act_bitmap.bits, action_bitmask);
return BNXT_TF_RC_SUCCESS;
}
/* Function to handle the parsing of bnxt vendor Flow action vxlan Header. */
int32_t
ulp_vendor_vxlan_decap_act_handler(const struct rte_flow_action *action_item,
struct ulp_rte_parser_params *params)
{
/* Set the F1 flow header bit */
ULP_BITMAP_SET(params->hdr_bitmap.bits, BNXT_ULP_HDR_BIT_F1);
return ulp_rte_vxlan_decap_act_handler(action_item, params);
}
/* Function to handle the parsing of bnxt vendor Flow item vxlan Header. */
int32_t
ulp_rte_vendor_vxlan_decap_hdr_handler(const struct rte_flow_item *item,
struct ulp_rte_parser_params *params)
{
RTE_SET_USED(item);
/* Set the F2 flow header bit */
ULP_BITMAP_SET(params->hdr_bitmap.bits, BNXT_ULP_HDR_BIT_F2);
return ulp_rte_vxlan_decap_act_handler(NULL, params);
}
/* Function to handle the parsing of RTE Flow action queue. */
int32_t
ulp_rte_queue_act_handler(const struct rte_flow_action *action_item,
struct ulp_rte_parser_params *param)
{
const struct rte_flow_action_queue *q_info;
struct ulp_rte_act_prop *ap = ¶m->act_prop;
if (action_item == NULL || action_item->conf == NULL) {
BNXT_DRV_DBG(ERR, "Parse Err: invalid queue configuration\n");
return BNXT_TF_RC_ERROR;
}
q_info = action_item->conf;
/* Copy the queue into the specific action properties */
memcpy(&ap->act_details[BNXT_ULP_ACT_PROP_IDX_QUEUE_INDEX],
&q_info->index, BNXT_ULP_ACT_PROP_SZ_QUEUE_INDEX);
/* set the queue action header bit */
ULP_BITMAP_SET(param->act_bitmap.bits, BNXT_ULP_ACT_BIT_QUEUE);
return BNXT_TF_RC_SUCCESS;
}
/* Function to handle the parsing of RTE Flow action meter. */
int32_t
ulp_rte_meter_act_handler(const struct rte_flow_action *action_item,
struct ulp_rte_parser_params *params)
{
const struct rte_flow_action_meter *meter;
struct ulp_rte_act_prop *act_prop = ¶ms->act_prop;
uint32_t tmp_meter_id;
if (unlikely(action_item == NULL || action_item->conf == NULL)) {
BNXT_DRV_DBG(ERR, "Parse Err: invalid meter configuration\n");
return BNXT_TF_RC_ERROR;
}
meter = action_item->conf;
/* validate the mtr_id and update the reference counter */
tmp_meter_id = tfp_cpu_to_be_32(meter->mtr_id);
memcpy(&act_prop->act_details[BNXT_ULP_ACT_PROP_IDX_METER],
&tmp_meter_id,
BNXT_ULP_ACT_PROP_SZ_METER);
/* set the meter action header bit */
ULP_BITMAP_SET(params->act_bitmap.bits, BNXT_ULP_ACT_BIT_METER);
return BNXT_TF_RC_SUCCESS;
}
/* Function to handle the parsing of RTE Flow action set mac src.*/
int32_t
ulp_rte_set_mac_src_act_handler(const struct rte_flow_action *action_item,
struct ulp_rte_parser_params *params)
{
const struct rte_flow_action_set_mac *set_mac;
struct ulp_rte_act_prop *act = ¶ms->act_prop;
set_mac = action_item->conf;
if (likely(set_mac)) {
memcpy(&act->act_details[BNXT_ULP_ACT_PROP_IDX_SET_MAC_SRC],
set_mac->mac_addr, BNXT_ULP_ACT_PROP_SZ_SET_MAC_SRC);
/* Update the hdr_bitmap with set mac src */
ULP_BITMAP_SET(params->act_bitmap.bits,
BNXT_ULP_ACT_BIT_SET_MAC_SRC);
return BNXT_TF_RC_SUCCESS;
}
BNXT_DRV_DBG(ERR, "Parse Error: set mac src arg is invalid\n");
return BNXT_TF_RC_ERROR;
}
/* Function to handle the parsing of RTE Flow action set mac dst.*/
int32_t
ulp_rte_set_mac_dst_act_handler(const struct rte_flow_action *action_item,
struct ulp_rte_parser_params *params)
{
const struct rte_flow_action_set_mac *set_mac;
struct ulp_rte_act_prop *act = ¶ms->act_prop;
set_mac = action_item->conf;
if (likely(set_mac)) {
memcpy(&act->act_details[BNXT_ULP_ACT_PROP_IDX_SET_MAC_DST],
set_mac->mac_addr, BNXT_ULP_ACT_PROP_SZ_SET_MAC_DST);
/* Update the hdr_bitmap with set ipv4 dst */
ULP_BITMAP_SET(params->act_bitmap.bits,
BNXT_ULP_ACT_BIT_SET_MAC_DST);
return BNXT_TF_RC_SUCCESS;
}
BNXT_DRV_DBG(ERR, "Parse Error: set mac dst arg is invalid\n");
return BNXT_TF_RC_ERROR;
}
|