1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
|
/* SPDX-License-Identifier: BSD-3-Clause
* Copyright(c) 2019 Intel Corporation
*/
#ifndef _IPN3KE_ETHDEV_H_
#define _IPN3KE_ETHDEV_H_
#include <stdbool.h>
#include <stddef.h>
#include <stdint.h>
#include <limits.h>
#include <net/if.h>
#include <netinet/in.h>
#include <sys/queue.h>
#include <rte_mbuf.h>
#include <rte_flow_driver.h>
#include <ethdev_driver.h>
#include <ethdev_vdev.h>
#include <rte_malloc.h>
#include <rte_memcpy.h>
#include <bus_vdev_driver.h>
#include <rte_kvargs.h>
#include <rte_spinlock.h>
#include <rte_cycles.h>
#include <bus_ifpga_driver.h>
#include <rte_tm_driver.h>
#define IPN3KE_TM_SCRATCH_RW 0
/* TM Levels */
enum ipn3ke_tm_node_level {
IPN3KE_TM_NODE_LEVEL_PORT,
IPN3KE_TM_NODE_LEVEL_VT,
IPN3KE_TM_NODE_LEVEL_COS,
IPN3KE_TM_NODE_LEVEL_MAX,
};
/* TM Shaper Profile */
struct ipn3ke_tm_shaper_profile {
uint32_t valid;
uint32_t m;
uint32_t e;
uint64_t rate;
struct rte_tm_shaper_params params;
};
TAILQ_HEAD(ipn3ke_tm_shaper_profile_list, ipn3ke_tm_shaper_profile);
#define IPN3KE_TDROP_TH1_MASK 0x1ffffff
#define IPN3KE_TDROP_TH1_SHIFT (25)
#define IPN3KE_TDROP_TH2_MASK 0x1ffffff
/* TM TDROP Profile */
struct ipn3ke_tm_tdrop_profile {
uint32_t tdrop_profile_id;
uint32_t th1;
uint32_t th2;
uint32_t n_users;
uint32_t valid;
struct rte_tm_wred_params params;
};
/* TM node priority */
enum ipn3ke_tm_node_state {
IPN3KE_TM_NODE_STATE_IDLE = 0,
IPN3KE_TM_NODE_STATE_CONFIGURED_ADD,
IPN3KE_TM_NODE_STATE_CONFIGURED_DEL,
IPN3KE_TM_NODE_STATE_COMMITTED,
IPN3KE_TM_NODE_STATE_MAX,
};
TAILQ_HEAD(ipn3ke_tm_node_list, ipn3ke_tm_node);
/* IPN3KE TM Node */
struct ipn3ke_tm_node {
TAILQ_ENTRY(ipn3ke_tm_node) node;
uint32_t node_index;
uint32_t level;
uint32_t tm_id;
enum ipn3ke_tm_node_state node_state;
uint32_t parent_node_id;
uint32_t priority;
uint32_t weight;
struct ipn3ke_tm_node *parent_node;
struct ipn3ke_tm_shaper_profile shaper_profile;
struct ipn3ke_tm_tdrop_profile *tdrop_profile;
struct rte_tm_node_params params;
struct rte_tm_node_stats stats;
uint32_t n_children;
struct ipn3ke_tm_node_list children_node_list;
};
/* IPN3KE TM Hierarchy Specification */
struct ipn3ke_tm_hierarchy {
struct ipn3ke_tm_node *port_node;
uint32_t n_shaper_profiles;
uint32_t n_tdrop_profiles;
uint32_t n_vt_nodes;
uint32_t n_cos_nodes;
struct ipn3ke_tm_node *port_commit_node;
struct ipn3ke_tm_node_list vt_commit_node_list;
struct ipn3ke_tm_node_list cos_commit_node_list;
};
struct ipn3ke_tm_internals {
/** Hierarchy specification
*
* -Hierarchy is unfrozen at init and when port is stopped.
* -Hierarchy is frozen on successful hierarchy commit.
* -Run-time hierarchy changes are not allowed, therefore it makes
* sense to keep the hierarchy frozen after the port is started.
*/
struct ipn3ke_tm_hierarchy h;
int hierarchy_frozen;
int tm_started;
uint32_t tm_id;
};
#define IPN3KE_TM_COS_NODE_NUM (64 * 1024)
#define IPN3KE_TM_VT_NODE_NUM (IPN3KE_TM_COS_NODE_NUM / 8)
#define IPN3KE_TM_10G_PORT_NODE_NUM (8)
#define IPN3KE_TM_25G_PORT_NODE_NUM (4)
#define IPN3KE_TM_NODE_LEVEL_MOD (100000)
#define IPN3KE_TM_NODE_MOUNT_MAX (8)
#define IPN3KE_TM_TDROP_PROFILE_NUM (2 * 1024)
/* TM node priority */
enum ipn3ke_tm_node_priority {
IPN3KE_TM_NODE_PRIORITY_NORMAL0 = 0,
IPN3KE_TM_NODE_PRIORITY_LOW,
IPN3KE_TM_NODE_PRIORITY_NORMAL1,
IPN3KE_TM_NODE_PRIORITY_HIGHEST,
};
#define IPN3KE_TM_NODE_WEIGHT_MAX UINT8_MAX
/** Set a bit in the uint32 variable */
#define IPN3KE_BIT_SET(var, pos) \
((var) |= ((uint32_t)1 << ((pos))))
/** Reset the bit in the variable */
#define IPN3KE_BIT_RESET(var, pos) \
((var) &= ~((uint32_t)1 << ((pos))))
/** Check the bit is set in the variable */
#define IPN3KE_BIT_ISSET(var, pos) \
(((var) & ((uint32_t)1 << ((pos)))) ? 1 : 0)
struct ipn3ke_hw;
#define IPN3KE_HW_BASE 0x4000000
#define IPN3KE_CAPABILITY_REGISTERS_BLOCK_OFFSET \
(IPN3KE_HW_BASE + hw->hw_cap.capability_registers_block_offset)
#define IPN3KE_STATUS_REGISTERS_BLOCK_OFFSET \
(IPN3KE_HW_BASE + hw->hw_cap.status_registers_block_offset)
#define IPN3KE_CTRL_RESET \
(IPN3KE_HW_BASE + hw->hw_cap.control_registers_block_offset)
#define IPN3KE_CTRL_MTU \
(IPN3KE_HW_BASE + hw->hw_cap.control_registers_block_offset + 4)
#define IPN3KE_CLASSIFY_OFFSET \
(IPN3KE_HW_BASE + hw->hw_cap.classify_offset)
#define IPN3KE_POLICER_OFFSET \
(IPN3KE_HW_BASE + hw->hw_cap.policer_offset)
#define IPN3KE_RSS_KEY_ARRAY_OFFSET \
(IPN3KE_HW_BASE + hw->hw_cap.rss_key_array_offset)
#define IPN3KE_RSS_INDIRECTION_TABLE_ARRAY_OFFSET \
(IPN3KE_HW_BASE + hw->hw_cap.rss_indirection_table_array_offset)
#define IPN3KE_DMAC_MAP_OFFSET \
(IPN3KE_HW_BASE + hw->hw_cap.dmac_map_offset)
#define IPN3KE_QM_OFFSET \
(IPN3KE_HW_BASE + hw->hw_cap.qm_offset)
#define IPN3KE_CCB_OFFSET \
(IPN3KE_HW_BASE + hw->hw_cap.ccb_offset)
#define IPN3KE_QOS_OFFSET \
(IPN3KE_HW_BASE + hw->hw_cap.qos_offset)
struct ipn3ke_hw_cap {
uint32_t version_number;
uint32_t capability_registers_block_offset;
uint32_t status_registers_block_offset;
uint32_t control_registers_block_offset;
uint32_t classify_offset;
uint32_t classy_size;
uint32_t policer_offset;
uint32_t policer_entry_size;
uint32_t rss_key_array_offset;
uint32_t rss_key_entry_size;
uint32_t rss_indirection_table_array_offset;
uint32_t rss_indirection_table_entry_size;
uint32_t dmac_map_offset;
uint32_t dmac_map_size;
uint32_t qm_offset;
uint32_t qm_size;
uint32_t ccb_offset;
uint32_t ccb_entry_size;
uint32_t qos_offset;
uint32_t qos_size;
uint32_t num_rx_flow; /* Default: 64K */
uint32_t num_rss_blocks; /* Default: 512 */
uint32_t num_dmac_map; /* Default: 1K */
uint32_t num_tx_flow; /* Default: 64K */
uint32_t num_smac_map; /* Default: 1K */
uint32_t link_speed_mbps;
};
/**
* Structure to store private data for each representor instance
*/
struct ipn3ke_rpst {
TAILQ_ENTRY(ipn3ke_rpst) next; /**< Next in device list. */
uint16_t switch_domain_id;
/**< Switch ID */
uint16_t port_id;
struct rte_eth_dev *ethdev;
/**< Port ID */
struct ipn3ke_hw *hw;
struct rte_eth_dev *i40e_pf_eth;
uint16_t i40e_pf_eth_port_id;
struct rte_eth_link ori_linfo;
struct ipn3ke_tm_internals tm;
/**< Private data store of associated physical function */
struct rte_ether_addr mac_addr;
};
/* UUID IDs */
#define MAP_UUID_10G_LOW 0xffffffffffffffff
#define MAP_UUID_10G_HIGH 0xffffffffffffffff
#define IPN3KE_UUID_10G_LOW 0xc000c9660d824272
#define IPN3KE_UUID_10G_HIGH 0x9aeffe5f84570612
#define IPN3KE_UUID_VBNG_LOW 0x8991165349d23ff9
#define IPN3KE_UUID_VBNG_HIGH 0xb74cf419d15a481f
#define IPN3KE_UUID_25G_LOW 0xb7d9bac566bfbc80
#define IPN3KE_UUID_25G_HIGH 0xb07bac1aeef54d67
#define IPN3KE_AFU_BUF_SIZE_MIN 1024
#define IPN3KE_AFU_FRAME_SIZE_MAX 9728
#define IPN3KE_RAWDEV_ATTR_LEN_MAX (64)
typedef int (*ipn3ke_indirect_mac_read_t)(struct ipn3ke_hw *hw,
uint32_t *rd_data, uint32_t addr, uint32_t mac_num,
uint32_t eth_wrapper_sel);
typedef int (*ipn3ke_indirect_mac_write_t)(struct ipn3ke_hw *hw,
uint32_t wr_data, uint32_t addr, uint32_t mac_num,
uint32_t eth_wrapper_sel);
struct ipn3ke_hw {
struct rte_eth_dev *eth_dev;
/* afu info */
struct rte_afu_id afu_id;
struct rte_rawdev *rawdev;
struct ipn3ke_hw_cap hw_cap;
struct ifpga_rawdevg_retimer_info retimer;
uint16_t switch_domain_id;
uint16_t port_num;
uint32_t tm_hw_enable;
uint32_t flow_hw_enable;
uint32_t acc_tm;
uint32_t acc_flow;
struct ipn3ke_flow_list flow_list;
uint32_t flow_max_entries;
uint32_t flow_num_entries;
struct ipn3ke_tm_node *nodes;
struct ipn3ke_tm_node *port_nodes;
struct ipn3ke_tm_node *vt_nodes;
struct ipn3ke_tm_node *cos_nodes;
struct ipn3ke_tm_tdrop_profile *tdrop_profile;
uint32_t tdrop_profile_num;
uint32_t ccb_status;
uint32_t ccb_seg_free;
uint32_t ccb_seg_num;
uint32_t ccb_seg_k;
uint8_t *eth_group_bar[2];
/**< MAC Register read */
ipn3ke_indirect_mac_read_t f_mac_read;
/**< MAC Register write */
ipn3ke_indirect_mac_write_t f_mac_write;
uint8_t *hw_addr;
};
/**
* @internal
* Helper macro for drivers that need to convert to struct rte_afu_device.
*/
#define RTE_DEV_TO_AFU(ptr) \
container_of(ptr, struct rte_afu_device, device)
#define RTE_DEV_TO_AFU_CONST(ptr) \
container_of(ptr, const struct rte_afu_device, device)
#define RTE_ETH_DEV_TO_AFU(eth_dev) \
RTE_DEV_TO_AFU((eth_dev)->device)
/**
* PCIe MMIO Access
*/
#define IPN3KE_PCI_REG(reg) rte_read32(reg)
#define IPN3KE_PCI_REG_ADDR(a, reg) \
((volatile uint32_t *)((char *)(a)->hw_addr + (reg)))
static inline uint32_t ipn3ke_read_addr(volatile void *addr)
{
return rte_le_to_cpu_32(IPN3KE_PCI_REG(addr));
}
#define WCMD 0x8000000000000000
#define RCMD 0x4000000000000000
#define INDRCT_CTRL 0x30
#define INDRCT_STS 0x38
static inline uint32_t _ipn3ke_indrct_read(struct ipn3ke_hw *hw,
uint32_t addr)
{
uint64_t word_offset;
uint64_t read_data = 0;
uint64_t indirect_value;
volatile void *indirect_addrs;
word_offset = (addr & 0x1FFFFFF) >> 2;
indirect_value = RCMD | word_offset << 32;
indirect_addrs = hw->hw_addr + (uint32_t)(INDRCT_CTRL);
rte_delay_us(10);
rte_write64((rte_cpu_to_le_64(indirect_value)), indirect_addrs);
indirect_addrs = hw->hw_addr + (uint32_t)(INDRCT_STS);
while ((read_data >> 32) != 1)
read_data = rte_read64(indirect_addrs);
return rte_le_to_cpu_32(read_data);
}
static inline void _ipn3ke_indrct_write(struct ipn3ke_hw *hw,
uint32_t addr, uint32_t value)
{
uint64_t word_offset;
uint64_t indirect_value;
volatile void *indirect_addrs = 0;
word_offset = (addr & 0x1FFFFFF) >> 2;
indirect_value = WCMD | word_offset << 32 | value;
indirect_addrs = hw->hw_addr + (uint32_t)(INDRCT_CTRL);
rte_write64((rte_cpu_to_le_64(indirect_value)), indirect_addrs);
rte_delay_us(10);
}
#define IPN3KE_PCI_REG_WRITE(reg, value) \
rte_write32((rte_cpu_to_le_32(value)), reg)
#define IPN3KE_PCI_REG_WRITE_RELAXED(reg, value) \
rte_write32_relaxed((rte_cpu_to_le_32(value)), reg)
#define IPN3KE_READ_REG(hw, reg) \
_ipn3ke_indrct_read((hw), (reg))
#define IPN3KE_WRITE_REG(hw, reg, value) \
_ipn3ke_indrct_write((hw), (reg), (value))
#define IPN3KE_MASK_READ_REG(hw, reg, x, mask) \
((mask) & IPN3KE_READ_REG((hw), ((reg) + (0x4 * (x)))))
#define IPN3KE_MASK_WRITE_REG(hw, reg, x, value, mask) \
IPN3KE_WRITE_REG((hw), ((reg) + (0x4 * (x))), ((mask) & (value)))
#define IPN3KE_DEV_PRIVATE_TO_HW(dev) \
(((struct ipn3ke_rpst *)(dev)->data->dev_private)->hw)
#define IPN3KE_DEV_PRIVATE_TO_RPST(dev) \
((struct ipn3ke_rpst *)(dev)->data->dev_private)
#define IPN3KE_DEV_PRIVATE_TO_TM(dev) \
(&(((struct ipn3ke_rpst *)(dev)->data->dev_private)->tm))
#define IPN3KE_VBNG_INIT_DONE (0x3)
#define IPN3KE_VBNG_INIT_STS (0x204)
/* Byte address of IPN3KE internal module */
#define IPN3KE_TM_VERSION (IPN3KE_QM_OFFSET + 0x0000)
#define IPN3KE_TM_SCRATCH (IPN3KE_QM_OFFSET + 0x0004)
#define IPN3KE_TM_STATUS (IPN3KE_QM_OFFSET + 0x0008)
#define IPN3KE_TM_MISC_STATUS (IPN3KE_QM_OFFSET + 0x0010)
#define IPN3KE_TM_MISC_WARNING_0 (IPN3KE_QM_OFFSET + 0x0040)
#define IPN3KE_TM_MISC_MON_0 (IPN3KE_QM_OFFSET + 0x0048)
#define IPN3KE_TM_MISC_FATAL_0 (IPN3KE_QM_OFFSET + 0x0050)
#define IPN3KE_TM_BW_MON_CTRL_1 (IPN3KE_QM_OFFSET + 0x0080)
#define IPN3KE_TM_BW_MON_CTRL_2 (IPN3KE_QM_OFFSET + 0x0084)
#define IPN3KE_TM_BW_MON_RATE (IPN3KE_QM_OFFSET + 0x0088)
#define IPN3KE_TM_STATS_CTRL (IPN3KE_QM_OFFSET + 0x0100)
#define IPN3KE_TM_STATS_DATA_0 (IPN3KE_QM_OFFSET + 0x0110)
#define IPN3KE_TM_STATS_DATA_1 (IPN3KE_QM_OFFSET + 0x0114)
#define IPN3KE_QM_UID_CONFIG_CTRL (IPN3KE_QM_OFFSET + 0x0200)
#define IPN3KE_QM_UID_CONFIG_DATA (IPN3KE_QM_OFFSET + 0x0204)
#define IPN3KE_BM_VERSION (IPN3KE_QM_OFFSET + 0x4000)
#define IPN3KE_BM_STATUS (IPN3KE_QM_OFFSET + 0x4008)
#define IPN3KE_BM_STORE_CTRL (IPN3KE_QM_OFFSET + 0x4010)
#define IPN3KE_BM_STORE_STATUS (IPN3KE_QM_OFFSET + 0x4018)
#define IPN3KE_BM_STORE_MON (IPN3KE_QM_OFFSET + 0x4028)
#define IPN3KE_BM_WARNING_0 (IPN3KE_QM_OFFSET + 0x4040)
#define IPN3KE_BM_MON_0 (IPN3KE_QM_OFFSET + 0x4048)
#define IPN3KE_BM_FATAL_0 (IPN3KE_QM_OFFSET + 0x4050)
#define IPN3KE_BM_DRAM_ACCESS_CTRL (IPN3KE_QM_OFFSET + 0x4100)
#define IPN3KE_BM_DRAM_ACCESS_DATA_0 (IPN3KE_QM_OFFSET + 0x4120)
#define IPN3KE_BM_DRAM_ACCESS_DATA_1 (IPN3KE_QM_OFFSET + 0x4124)
#define IPN3KE_BM_DRAM_ACCESS_DATA_2 (IPN3KE_QM_OFFSET + 0x4128)
#define IPN3KE_BM_DRAM_ACCESS_DATA_3 (IPN3KE_QM_OFFSET + 0x412C)
#define IPN3KE_BM_DRAM_ACCESS_DATA_4 (IPN3KE_QM_OFFSET + 0x4130)
#define IPN3KE_BM_DRAM_ACCESS_DATA_5 (IPN3KE_QM_OFFSET + 0x4134)
#define IPN3KE_BM_DRAM_ACCESS_DATA_6 (IPN3KE_QM_OFFSET + 0x4138)
#define IPN3KE_QM_VERSION (IPN3KE_QM_OFFSET + 0x8000)
#define IPN3KE_QM_STATUS (IPN3KE_QM_OFFSET + 0x8008)
#define IPN3KE_QM_LL_TABLE_MON (IPN3KE_QM_OFFSET + 0x8018)
#define IPN3KE_QM_WARNING_0 (IPN3KE_QM_OFFSET + 0x8040)
#define IPN3KE_QM_MON_0 (IPN3KE_QM_OFFSET + 0x8048)
#define IPN3KE_QM_FATAL_0 (IPN3KE_QM_OFFSET + 0x8050)
#define IPN3KE_QM_FATAL_1 (IPN3KE_QM_OFFSET + 0x8054)
#define IPN3KE_LL_TABLE_ACCESS_CTRL (IPN3KE_QM_OFFSET + 0x8100)
#define IPN3KE_LL_TABLE_ACCESS_DATA_0 (IPN3KE_QM_OFFSET + 0x8110)
#define IPN3KE_LL_TABLE_ACCESS_DATA_1 (IPN3KE_QM_OFFSET + 0x8114)
#define IPN3KE_CCB_ERROR (IPN3KE_CCB_OFFSET + 0x0008)
#define IPN3KE_CCB_NSEGFREE (IPN3KE_CCB_OFFSET + 0x200000)
#define IPN3KE_CCB_NSEGFREE_MASK 0x3FFFFF
#define IPN3KE_CCB_PSEGMAX_COEF (IPN3KE_CCB_OFFSET + 0x200008)
#define IPN3KE_CCB_PSEGMAX_COEF_MASK 0xFFFFF
#define IPN3KE_CCB_NSEG_P (IPN3KE_CCB_OFFSET + 0x200080)
#define IPN3KE_CCB_NSEG_MASK 0x3FFFFF
#define IPN3KE_CCB_QPROFILE_Q (IPN3KE_CCB_OFFSET + 0x240000)
#define IPN3KE_CCB_QPROFILE_MASK 0x7FF
#define IPN3KE_CCB_PROFILE_P (IPN3KE_CCB_OFFSET + 0x280000)
#define IPN3KE_CCB_PROFILE_MASK 0x1FFFFFF
#define IPN3KE_CCB_PROFILE_MS (IPN3KE_CCB_OFFSET + 0xC)
#define IPN3KE_CCB_PROFILE_MS_MASK 0x1FFFFFF
#define IPN3KE_CCB_LR_LB_DBG_CTRL (IPN3KE_CCB_OFFSET + 0x2C0000)
#define IPN3KE_CCB_LR_LB_DBG_DONE (IPN3KE_CCB_OFFSET + 0x2C0004)
#define IPN3KE_CCB_LR_LB_DBG_RDATA (IPN3KE_CCB_OFFSET + 0x2C000C)
#define IPN3KE_QOS_MAP_L1_X (IPN3KE_QOS_OFFSET + 0x000000)
#define IPN3KE_QOS_MAP_L1_MASK 0x1FFF
#define IPN3KE_QOS_MAP_L2_X (IPN3KE_QOS_OFFSET + 0x040000)
#define IPN3KE_QOS_MAP_L2_MASK 0x7
#define IPN3KE_QOS_TYPE_MASK 0x3
#define IPN3KE_QOS_TYPE_L1_X (IPN3KE_QOS_OFFSET + 0x200000)
#define IPN3KE_QOS_TYPE_L2_X (IPN3KE_QOS_OFFSET + 0x240000)
#define IPN3KE_QOS_TYPE_L3_X (IPN3KE_QOS_OFFSET + 0x280000)
#define IPN3KE_QOS_SCH_WT_MASK 0xFF
#define IPN3KE_QOS_SCH_WT_L1_X (IPN3KE_QOS_OFFSET + 0x400000)
#define IPN3KE_QOS_SCH_WT_L2_X (IPN3KE_QOS_OFFSET + 0x440000)
#define IPN3KE_QOS_SCH_WT_L3_X (IPN3KE_QOS_OFFSET + 0x480000)
#define IPN3KE_QOS_SHAP_WT_MASK 0x3FFF
#define IPN3KE_QOS_SHAP_WT_L1_X (IPN3KE_QOS_OFFSET + 0x600000)
#define IPN3KE_QOS_SHAP_WT_L2_X (IPN3KE_QOS_OFFSET + 0x640000)
#define IPN3KE_QOS_SHAP_WT_L3_X (IPN3KE_QOS_OFFSET + 0x680000)
#define IPN3KE_CLF_BASE_DST_MAC_ADDR_HI (IPN3KE_CLASSIFY_OFFSET + 0x0000)
#define IPN3KE_CLF_BASE_DST_MAC_ADDR_LOW (IPN3KE_CLASSIFY_OFFSET + 0x0004)
#define IPN3KE_CLF_QINQ_STAG (IPN3KE_CLASSIFY_OFFSET + 0x0008)
#define IPN3KE_CLF_LKUP_ENABLE (IPN3KE_CLASSIFY_OFFSET + 0x000C)
#define IPN3KE_CLF_DFT_FLOW_ID (IPN3KE_CLASSIFY_OFFSET + 0x0040)
#define IPN3KE_CLF_RX_PARSE_CFG (IPN3KE_CLASSIFY_OFFSET + 0x0080)
#define IPN3KE_CLF_RX_STATS_CFG (IPN3KE_CLASSIFY_OFFSET + 0x00C0)
#define IPN3KE_CLF_RX_STATS_RPT (IPN3KE_CLASSIFY_OFFSET + 0x00C4)
#define IPN3KE_CLF_RX_TEST (IPN3KE_CLASSIFY_OFFSET + 0x0400)
#define IPN3KE_CLF_EM_VERSION (IPN3KE_CLASSIFY_OFFSET + 0x40000 + 0x0000)
#define IPN3KE_CLF_EM_NUM (IPN3KE_CLASSIFY_OFFSET + 0x40000 + 0x0008)
#define IPN3KE_CLF_EM_KEY_WDTH (IPN3KE_CLASSIFY_OFFSET + 0x40000 + 0x000C)
#define IPN3KE_CLF_EM_RES_WDTH (IPN3KE_CLASSIFY_OFFSET + 0x40000 + 0x0010)
#define IPN3KE_CLF_EM_ALARMS (IPN3KE_CLASSIFY_OFFSET + 0x40000 + 0x0014)
#define IPN3KE_CLF_EM_DRC_RLAT (IPN3KE_CLASSIFY_OFFSET + 0x40000 + 0x0018)
#define IPN3KE_CLF_MHL_VERSION (IPN3KE_CLASSIFY_OFFSET + 0x50000 + 0x0000)
#define IPN3KE_CLF_MHL_GEN_CTRL (IPN3KE_CLASSIFY_OFFSET + 0x50000 + 0x0018)
#define IPN3KE_CLF_MHL_MGMT_CTRL (IPN3KE_CLASSIFY_OFFSET + 0x50000 + 0x0020)
#define IPN3KE_CLF_MHL_MGMT_CTRL_BIT_BUSY 31
#define IPN3KE_CLF_MHL_MGMT_CTRL_FLUSH 0x0
#define IPN3KE_CLF_MHL_MGMT_CTRL_INSERT 0x1
#define IPN3KE_CLF_MHL_MGMT_CTRL_DELETE 0x2
#define IPN3KE_CLF_MHL_MGMT_CTRL_SEARCH 0x3
#define IPN3KE_CLF_MHL_FATAL_0 (IPN3KE_CLASSIFY_OFFSET + 0x50000 + 0x0050)
#define IPN3KE_CLF_MHL_MON_0 (IPN3KE_CLASSIFY_OFFSET + 0x50000 + 0x0060)
#define IPN3KE_CLF_MHL_TOTAL_ENTRIES (IPN3KE_CLASSIFY_OFFSET + \
0x50000 + 0x0080)
#define IPN3KE_CLF_MHL_ONEHIT_BUCKETS (IPN3KE_CLASSIFY_OFFSET + \
0x50000 + 0x0084)
#define IPN3KE_CLF_MHL_KEY_MASK 0xFFFFFFFF
#define IPN3KE_CLF_MHL_KEY_0 (IPN3KE_CLASSIFY_OFFSET + 0x50000 + 0x1000)
#define IPN3KE_CLF_MHL_KEY_1 (IPN3KE_CLASSIFY_OFFSET + 0x50000 + 0x1004)
#define IPN3KE_CLF_MHL_KEY_2 (IPN3KE_CLASSIFY_OFFSET + 0x50000 + 0x1008)
#define IPN3KE_CLF_MHL_KEY_3 (IPN3KE_CLASSIFY_OFFSET + 0x50000 + 0x100C)
#define IPN3KE_CLF_MHL_RES_MASK 0xFFFFFFFF
#define IPN3KE_CLF_MHL_RES (IPN3KE_CLASSIFY_OFFSET + 0x50000 + 0x2000)
int
ipn3ke_rpst_dev_set_link_up(struct rte_eth_dev *dev);
int
ipn3ke_rpst_dev_set_link_down(struct rte_eth_dev *dev);
int
ipn3ke_rpst_link_update(struct rte_eth_dev *ethdev,
__rte_unused int wait_to_complete);
int
ipn3ke_rpst_promiscuous_enable(struct rte_eth_dev *ethdev);
int
ipn3ke_rpst_promiscuous_disable(struct rte_eth_dev *ethdev);
int
ipn3ke_rpst_allmulticast_enable(struct rte_eth_dev *ethdev);
int
ipn3ke_rpst_allmulticast_disable(struct rte_eth_dev *ethdev);
int
ipn3ke_rpst_mac_addr_set(struct rte_eth_dev *ethdev,
struct rte_ether_addr *mac_addr);
int
ipn3ke_rpst_mtu_set(struct rte_eth_dev *ethdev, uint16_t mtu);
int
ipn3ke_rpst_init(struct rte_eth_dev *ethdev, void *init_params);
int
ipn3ke_rpst_uninit(struct rte_eth_dev *ethdev);
int
ipn3ke_hw_tm_init(struct ipn3ke_hw *hw);
void
ipn3ke_tm_init(struct ipn3ke_rpst *rpst);
int
ipn3ke_tm_ops_get(struct rte_eth_dev *ethdev,
void *arg);
/* IPN3KE_MASK is a macro used on 32 bit registers */
#define IPN3KE_MASK(mask, shift) ((mask) << (shift))
#define IPN3KE_MAC_CTRL_BASE_0 0x00000000
#define IPN3KE_MAC_CTRL_BASE_1 0x00008000
#define IPN3KE_MAC_STATS_MASK 0xFFFFFFFFF
/* All the address are in 4Bytes*/
#define IPN3KE_MAC_PRIMARY_MAC_ADDR0 0x0010
#define IPN3KE_MAC_PRIMARY_MAC_ADDR1 0x0011
#define IPN3KE_MAC_MAC_RESET_CONTROL 0x001F
#define IPN3KE_MAC_MAC_RESET_CONTROL_TX_SHIFT 0
#define IPN3KE_MAC_MAC_RESET_CONTROL_TX_MASK \
IPN3KE_MASK(0x1, IPN3KE_MAC_MAC_RESET_CONTROL_TX_SHIFT)
#define IPN3KE_MAC_MAC_RESET_CONTROL_RX_SHIFT 8
#define IPN3KE_MAC_MAC_RESET_CONTROL_RX_MASK \
IPN3KE_MASK(0x1, IPN3KE_MAC_MAC_RESET_CONTROL_RX_SHIFT)
#define IPN3KE_MAC_TX_PACKET_CONTROL 0x0020
#define IPN3KE_MAC_TX_PACKET_CONTROL_SHIFT 0
#define IPN3KE_MAC_TX_PACKET_CONTROL_MASK \
IPN3KE_MASK(0x1, IPN3KE_MAC_TX_PACKET_CONTROL_SHIFT)
#define IPN3KE_MAC_TX_SRC_ADDR_OVERRIDE 0x002A
#define IPN3KE_MAC_TX_SRC_ADDR_OVERRIDE_SHIFT 0
#define IPN3KE_MAC_TX_SRC_ADDR_OVERRIDE_MASK \
IPN3KE_MASK(0x1, IPN3KE_MAC_TX_SRC_ADDR_OVERRIDE_SHIFT)
#define IPN3KE_MAC_TX_FRAME_MAXLENGTH 0x002C
#define IPN3KE_MAC_TX_FRAME_MAXLENGTH_SHIFT 0
#define IPN3KE_MAC_TX_FRAME_MAXLENGTH_MASK \
IPN3KE_MASK(0xFFFF, IPN3KE_MAC_TX_FRAME_MAXLENGTH_SHIFT)
#define IPN3KE_MAC_TX_PAUSEFRAME_CONTROL 0x0040
#define IPN3KE_MAC_TX_PAUSEFRAME_CONTROL_SHIFT 0
#define IPN3KE_MAC_TX_PAUSEFRAME_CONTROL_MASK \
IPN3KE_MASK(0x3, IPN3KE_MAC_TX_PAUSEFRAME_CONTROL_SHIFT)
#define IPN3KE_MAC_TX_PAUSEFRAME_QUANTA 0x0042
#define IPN3KE_MAC_TX_PAUSEFRAME_QUANTA_SHIFT 0
#define IPN3KE_MAC_TX_PAUSEFRAME_QUANTA_MASK \
IPN3KE_MASK(0xFFFF, IPN3KE_MAC_TX_PAUSEFRAME_QUANTA_SHIFT)
#define IPN3KE_MAC_TX_PAUSEFRAME_HOLDOFF_QUANTA 0x0043
#define IPN3KE_MAC_TX_PAUSEFRAME_HOLDOFF_QUANTA_SHIFT 0
#define IPN3KE_MAC_TX_PAUSEFRAME_HOLDOFF_QUANTA_MASK \
IPN3KE_MASK(0xFFFF, IPN3KE_MAC_TX_PAUSEFRAME_HOLDOFF_QUANTA_SHIFT)
#define IPN3KE_MAC_TX_PAUSEFRAME_ENABLE 0x0044
#define IPN3KE_MAC_TX_PAUSEFRAME_ENABLE_CFG_SHIFT 0
#define IPN3KE_MAC_TX_PAUSEFRAME_ENABLE_CFG_MASK \
IPN3KE_MASK(0x1, IPN3KE_MAC_TX_PAUSEFRAME_ENABLE_CFG_SHIFT)
#define IPN3KE_MAC_TX_PAUSEFRAME_ENABLE_TYPE_SHIFT 1
#define IPN3KE_MAC_TX_PAUSEFRAME_ENABLE_TYPE_MASK \
IPN3KE_MASK(0x3, IPN3KE_MAC_TX_PAUSEFRAME_ENABLE_TYPE_SHIFT)
#define IPN3KE_MAC_RX_TRANSFER_CONTROL 0x00A0
#define IPN3KE_MAC_RX_TRANSFER_CONTROL_SHIFT 0x0
#define IPN3KE_MAC_RX_TRANSFER_CONTROL_MASK \
IPN3KE_MASK(0x1, IPN3KE_MAC_RX_TRANSFER_CONTROL_SHIFT)
#define IPN3KE_MAC_RX_FRAME_CONTROL 0x00AC
#define IPN3KE_MAC_RX_FRAME_CONTROL_EN_ALLUCAST_SHIFT 0x0
#define IPN3KE_MAC_RX_FRAME_CONTROL_EN_ALLUCAST_MASK \
IPN3KE_MASK(0x1, IPN3KE_MAC_RX_FRAME_CONTROL_EN_ALLUCAST_SHIFT)
#define IPN3KE_MAC_RX_FRAME_CONTROL_EN_ALLMCAST_SHIFT 0x1
#define IPN3KE_MAC_RX_FRAME_CONTROL_EN_ALLMCAST_MASK \
IPN3KE_MASK(0x1, IPN3KE_MAC_RX_FRAME_CONTROL_EN_ALLMCAST_SHIFT)
/**
* The overhead from MTU to max frame size.
* Considering QinQ packet, the VLAN tag needs to be counted twice.
*/
#define IPN3KE_ETH_OVERHEAD \
(RTE_ETHER_HDR_LEN + RTE_ETHER_CRC_LEN + RTE_VLAN_HLEN * 2)
#define IPN3KE_ETH_MAX_LEN (RTE_ETHER_MTU + IPN3KE_ETH_OVERHEAD)
#define IPN3KE_MAC_FRAME_SIZE_MAX 9728
#define IPN3KE_MAC_RX_FRAME_MAXLENGTH 0x00AE
#define IPN3KE_MAC_RX_FRAME_MAXLENGTH_SHIFT 0
#define IPN3KE_MAC_RX_FRAME_MAXLENGTH_MASK \
IPN3KE_MASK(0xFFFF, IPN3KE_MAC_RX_FRAME_MAXLENGTH_SHIFT)
#define IPN3KE_25G_MAX_TX_SIZE_CONFIG 0x407
#define IPN3KE_25G_MAX_RX_SIZE_CONFIG 0x506
#define IPN3KE_10G_TX_FRAME_MAXLENGTH 0x002C
#define IPN3KE_10G_RX_FRAME_MAXLENGTH 0x00AE
#define IPN3KE_REGISTER_WIDTH 32
/*Bits[2:0]: Configuration of TX statistics counters:
*Bit[2]: Shadow request (active high): When set to the value of 1,
*TX statistics collection is paused. The underlying counters
*continue to operate, but the readable values reflect a snapshot at
*the time the pause flag was activated. Write a 0 to release.
*Bit[1]: Parity-error clear. When software sets this bit, the IP core
*clears the parity bit CNTR_TX_STATUS[0]. This bit
*(CNTR_TX_CONFIG[1]) is self-clearing.
*Bit[0]: Software can set this bit to the value of 1 to reset all of
*the TX statistics registers at the same time. This bit is selfclearing.
*Bits[31:3] are Reserved
*/
#define IPN3KE_25G_TX_STATISTICS_CONFIG 0x845
#define IPN3KE_25G_TX_STATISTICS_CONFIG_SHADOW_REQUEST_MASK 0x00000004
/*Bit[1]: Indicates that the TX statistics registers are paused (while
*CNTR_TX_CONFIG[2] is asserted).
*Bit[0]: Indicates the presence of at least one parity error in the
*TX statistics counters.
*Bits[31:2] are Reserved.
*/
#define IPN3KE_25G_TX_STATISTICS_STATUS 0x846
#define IPN3KE_25G_TX_STATISTICS_STATUS_SHADOW_REQUEST_MASK 0x00000002
#define IPN3KE_25G_CNTR_TX_FRAGMENTS_LO 0x800
#define IPN3KE_25G_CNTR_TX_FRAGMENTS_HI 0x801
#define IPN3KE_25G_CNTR_TX_JABBERS_LO 0x802
#define IPN3KE_25G_CNTR_TX_JABBERS_HI 0x803
#define IPN3KE_25G_CNTR_TX_FCS_LO 0x804
#define IPN3KE_25G_CNTR_TX_FCS_HI 0x805
#define IPN3KE_25G_CNTR_TX_CRCERR_LO 0x806
#define IPN3KE_25G_CNTR_TX_CRCERR_HI 0x807
#define IPN3KE_25G_CNTR_TX_MCAST_DATA_ERR_LO 0x808
#define IPN3KE_25G_CNTR_TX_MCAST_DATA_ERR_HI 0x809
#define IPN3KE_25G_CNTR_TX_BCAST_DATA_ERR_LO 0x80A
#define IPN3KE_25G_CNTR_TX_BCAST_DATA_ERR_HI 0x80B
#define IPN3KE_25G_CNTR_TX_UCAST_DATA_ERR_LO 0x80C
#define IPN3KE_25G_CNTR_TX_UCAST_DATA_ERR_HI 0x80D
#define IPN3KE_25G_CNTR_TX_MCAST_CTRL_ERR_LO 0x80E
#define IPN3KE_25G_CNTR_TX_MCAST_CTRL_ERR_HI 0x80F
#define IPN3KE_25G_CNTR_TX_BCAST_CTRL_ERR_LO 0x810
#define IPN3KE_25G_CNTR_TX_BCAST_CTRL_ERR_HI 0x811
#define IPN3KE_25G_CNTR_TX_UCAST_CTRL_ERR_LO 0x812
#define IPN3KE_25G_CNTR_TX_UCAST_CTRL_ERR_HI 0x813
#define IPN3KE_25G_CNTR_TX_PAUSE_ERR_LO 0x814
#define IPN3KE_25G_CNTR_TX_PAUSE_ERR_HI 0x815
#define IPN3KE_25G_CNTR_TX_64B_LO 0x816
#define IPN3KE_25G_CNTR_TX_64B_HI 0x817
#define IPN3KE_25G_CNTR_TX_65_127B_LO 0x818
#define IPN3KE_25G_CNTR_TX_65_127B_HI 0x819
#define IPN3KE_25G_CNTR_TX_128_255B_LO 0x81A
#define IPN3KE_25G_CNTR_TX_128_255B_HI 0x81B
#define IPN3KE_25G_CNTR_TX_256_511B_LO 0x81C
#define IPN3KE_25G_CNTR_TX_256_511B_HI 0x81D
#define IPN3KE_25G_CNTR_TX_512_1023B_LO 0x81E
#define IPN3KE_25G_CNTR_TX_512_1023B_HI 0x81F
#define IPN3KE_25G_CNTR_TX_1024_1518B_LO 0x820
#define IPN3KE_25G_CNTR_TX_1024_1518B_HI 0x821
#define IPN3KE_25G_CNTR_TX_1519_MAXB_LO 0x822
#define IPN3KE_25G_CNTR_TX_1519_MAXB_HI 0x823
#define IPN3KE_25G_CNTR_TX_OVERSIZE_LO 0x824
#define IPN3KE_25G_CNTR_TX_OVERSIZE_HI 0x825
#define IPN3KE_25G_CNTR_TX_MCAST_DATA_OK_LO 0x826
#define IPN3KE_25G_CNTR_TX_MCAST_DATA_OK_HI 0x827
#define IPN3KE_25G_CNTR_TX_BCAST_DATA_OK_LO 0x828
#define IPN3KE_25G_CNTR_TX_BCAST_DATA_OK_HI 0x829
#define IPN3KE_25G_CNTR_TX_UCAST_DATA_OK_LO 0x82A
#define IPN3KE_25G_CNTR_TX_UCAST_DATA_OK_HI 0x82B
#define IPN3KE_25G_CNTR_TX_MCAST_CTRL_LO 0x82C
#define IPN3KE_25G_CNTR_TX_MCAST_CTRL_HI 0x82D
#define IPN3KE_25G_CNTR_TX_BCAST_CTRL_LO 0x82E
#define IPN3KE_25G_CNTR_TX_BCAST_CTRL_HI 0x82F
#define IPN3KE_25G_CNTR_TX_UCAST_CTRL_LO 0x830
#define IPN3KE_25G_CNTR_TX_UCAST_CTRL_HI 0x831
#define IPN3KE_25G_CNTR_TX_PAUSE_LO 0x832
#define IPN3KE_25G_CNTR_TX_PAUSE_HI 0x833
#define IPN3KE_25G_CNTR_TX_RUNT_LO 0x834
#define IPN3KE_25G_CNTR_TX_RUNT_HI 0x835
#define IPN3KE_25G_TX_PAYLOAD_OCTETS_OK_LO 0x860
#define IPN3KE_25G_TX_PAYLOAD_OCTETS_OK_HI 0x861
#define IPN3KE_25G_TX_FRAME_OCTETS_OK_LO 0x862
#define IPN3KE_25G_TX_FRAME_OCTETS_OK_HI 0x863
/*Bits[2:0]: Configuration of RX statistics counters:
*Bit[2]: Shadow request (active high): When set to the value of 1,
*RX statistics collection is paused. The underlying counters
*continue to operate, but the readable values reflect a snapshot
*at the time the pause flag was activated. Write a 0 to release.
*Bit[1]: Parity-error clear. When software sets this bit, the IP
*core clears the parity bit CNTR_RX_STATUS[0]. This bit
*(CNTR_RX_CONFIG[1]) is self-clearing.
*Bit[0]: Software can set this bit to the value of 1 to reset all of
*the RX statistics registers at the same time. This bit is selfclearing.
*Bits[31:3] are Reserved.
*/
#define IPN3KE_25G_RX_STATISTICS_CONFIG 0x945
#define IPN3KE_25G_RX_STATISTICS_CONFIG_SHADOW_REQUEST_MASK 0x00000004
/*Bit[1]: Indicates that the RX statistics registers are paused
*(while CNTR_RX_CONFIG[2] is asserted).
*Bit[0]: Indicates the presence of at least one parity error in the
*RX statistics counters.
*Bits [31:2] are Reserved
*/
#define IPN3KE_25G_RX_STATISTICS_STATUS 0x946
#define IPN3KE_25G_RX_STATISTICS_STATUS_SHADOW_REQUEST_MASK 0x00000002
#define IPN3KE_25G_CNTR_RX_FRAGMENTS_LO 0x900
#define IPN3KE_25G_CNTR_RX_FRAGMENTS_HI 0x901
#define IPN3KE_25G_CNTR_RX_JABBERS_LO 0x902
#define IPN3KE_25G_CNTR_RX_JABBERS_HI 0x903
#define IPN3KE_25G_CNTR_RX_FCS_LO 0x904
#define IPN3KE_25G_CNTR_RX_FCS_HI 0x905
#define IPN3KE_25G_CNTR_RX_CRCERR_LO 0x906
#define IPN3KE_25G_CNTR_RX_CRCERR_HI 0x907
#define IPN3KE_25G_CNTR_RX_MCAST_DATA_ERR_LO 0x908
#define IPN3KE_25G_CNTR_RX_MCAST_DATA_ERR_HI 0x909
#define IPN3KE_25G_CNTR_RX_BCAST_DATA_ERR_LO 0x90A
#define IPN3KE_25G_CNTR_RX_BCAST_DATA_ERR_HI 0x90B
#define IPN3KE_25G_CNTR_RX_UCAST_DATA_ERR_LO 0x90C
#define IPN3KE_25G_CNTR_RX_UCAST_DATA_ERR_HI 0x90D
#define IPN3KE_25G_CNTR_RX_MCAST_CTRL_ERR_LO 0x90E
#define IPN3KE_25G_CNTR_RX_MCAST_CTRL_ERR_HI 0x90F
#define IPN3KE_25G_CNTR_RX_BCAST_CTRL_ERR_LO 0x910
#define IPN3KE_25G_CNTR_RX_BCAST_CTRL_ERR_HI 0x911
#define IPN3KE_25G_CNTR_RX_UCAST_CTRL_ERR_LO 0x912
#define IPN3KE_25G_CNTR_RX_UCAST_CTRL_ERR_HI 0x913
#define IPN3KE_25G_CNTR_RX_PAUSE_ERR_LO 0x914
#define IPN3KE_25G_CNTR_RX_PAUSE_ERR_HI 0x915
#define IPN3KE_25G_CNTR_RX_64B_LO 0x916
#define IPN3KE_25G_CNTR_RX_64B_HI 0x917
#define IPN3KE_25G_CNTR_RX_65_127B_LO 0x918
#define IPN3KE_25G_CNTR_RX_65_127B_HI 0x919
#define IPN3KE_25G_CNTR_RX_128_255B_LO 0x91A
#define IPN3KE_25G_CNTR_RX_128_255B_HI 0x91B
#define IPN3KE_25G_CNTR_RX_256_511B_LO 0x91C
#define IPN3KE_25G_CNTR_RX_256_511B_HI 0x91D
#define IPN3KE_25G_CNTR_RX_512_1023B_LO 0x91E
#define IPN3KE_25G_CNTR_RX_512_1023B_HI 0x91F
#define IPN3KE_25G_CNTR_RX_1024_1518B_LO 0x920
#define IPN3KE_25G_CNTR_RX_1024_1518B_HI 0x921
#define IPN3KE_25G_CNTR_RX_1519_MAXB_LO 0x922
#define IPN3KE_25G_CNTR_RX_1519_MAXB_HI 0x923
#define IPN3KE_25G_CNTR_RX_OVERSIZE_LO 0x924
#define IPN3KE_25G_CNTR_RX_OVERSIZE_HI 0x925
#define IPN3KE_25G_CNTR_RX_MCAST_DATA_OK_LO 0x926
#define IPN3KE_25G_CNTR_RX_MCAST_DATA_OK_HI 0x927
#define IPN3KE_25G_CNTR_RX_BCAST_DATA_OK_LO 0x928
#define IPN3KE_25G_CNTR_RX_BCAST_DATA_OK_HI 0x929
#define IPN3KE_25G_CNTR_RX_UCAST_DATA_OK_LO 0x92A
#define IPN3KE_25G_CNTR_RX_UCAST_DATA_OK_HI 0x92B
#define IPN3KE_25G_CNTR_RX_MCAST_CTRL_LO 0x92C
#define IPN3KE_25G_CNTR_RX_MCAST_CTRL_HI 0x92D
#define IPN3KE_25G_CNTR_RX_BCAST_CTRL_LO 0x92E
#define IPN3KE_25G_CNTR_RX_BCAST_CTRL_HI 0x92F
#define IPN3KE_25G_CNTR_RX_UCAST_CTRL_LO 0x930
#define IPN3KE_25G_CNTR_RX_UCAST_CTRL_HI 0x931
#define IPN3KE_25G_CNTR_RX_PAUSE_LO 0x932
#define IPN3KE_25G_CNTR_RX_PAUSE_HI 0x933
#define IPN3KE_25G_CNTR_RX_RUNT_LO 0x934
#define IPN3KE_25G_CNTR_RX_RUNT_HI 0x935
#define IPN3KE_25G_RX_PAYLOAD_OCTETS_OK_LO 0x960
#define IPN3KE_25G_RX_PAYLOAD_OCTETS_OK_HI 0x961
#define IPN3KE_25G_RX_FRAME_OCTETS_OK_LO 0x962
#define IPN3KE_25G_RX_FRAME_OCTETS_OK_HI 0x963
#define IPN3KE_10G_STATS_HI_VALID_MASK 0x0000000F
#define IPN3KE_10G_TX_STATS_CLR 0x0140
#define IPN3KE_10G_TX_STATS_CLR_CLEAR_SHIFT 0
#define IPN3KE_10G_TX_STATS_CLR_CLEAR_MASK \
IPN3KE_MASK(0x1, IPN3KE_10G_TX_STATS_CLR_CLEAR_SHIFT)
#define IPN3KE_10G_RX_STATS_CLR 0x01C0
#define IPN3KE_10G_RX_STATS_CLR_CLEAR_SHIFT 0
#define IPN3KE_10G_RX_STATS_CLR_CLEAR_MASK \
IPN3KE_MASK(0x1, IPN3KE_10G_RX_STATS_CLR_CLEAR_SHIFT)
#define IPN3KE_10G_TX_STATS_FRAME_OK_LO 0x0142
#define IPN3KE_10G_TX_STATS_FRAME_OK_HI 0x0143
#define IPN3KE_10G_RX_STATS_FRAME_OK_LO 0x01C2
#define IPN3KE_10G_RX_STATS_FRAME_OK_HI 0x01C3
#define IPN3KE_10G_TX_STATS_FRAME_ERR_LO 0x0144
#define IPN3KE_10G_TX_STATS_FRAME_ERR_HI 0x0145
#define IPN3KE_10G_RX_STATS_FRAME_ERR_LO 0x01C4
#define IPN3KE_10G_RX_STATS_FRAME_ERR_HI 0x01C5
#define IPN3KE_10G_RX_STATS_FRAME_CRC_ERR_LO 0x01C6
#define IPN3KE_10G_RX_STATS_FRAME_CRC_ERR_HI 0x01C7
#define IPN3KE_10G_TX_STATS_OCTETS_OK_LO 0x0148
#define IPN3KE_10G_TX_STATS_OCTETS_OK_HI 0x0149
#define IPN3KE_10G_RX_STATS_OCTETS_OK_LO 0x01C8
#define IPN3KE_10G_RX_STATS_OCTETS_OK_HI 0x01C9
#define IPN3KE_10G_TX_STATS_PAUSE_MAC_CTRL_FRAMES_LO 0x014A
#define IPN3KE_10G_TX_STATS_PAUSE_MAC_CTRL_FRAMES_HI 0x014B
#define IPN3KE_10G_RX_STATS_PAUSE_MAC_CTRL_FRAMES_LO 0x01CA
#define IPN3KE_10G_RX_STATS_PAUSE_MAC_CTRL_FRAMES_HI 0x01CB
#define IPN3KE_10G_TX_STATS_IF_ERRORS_LO 0x014C
#define IPN3KE_10G_TX_STATS_IF_ERRORS_HI 0x014D
#define IPN3KE_10G_RX_STATS_IF_ERRORS_LO 0x01CC
#define IPN3KE_10G_RX_STATS_IF_ERRORS_HI 0x01CD
#define IPN3KE_10G_TX_STATS_UNICAST_FRAME_OK_LO 0x014E
#define IPN3KE_10G_TX_STATS_UNICAST_FRAME_OK_HI 0x014F
#define IPN3KE_10G_RX_STATS_UNICAST_FRAME_OK_LO 0x01CE
#define IPN3KE_10G_RX_STATS_UNICAST_FRAME_OK_HI 0x01CF
#define IPN3KE_10G_TX_STATS_UNICAST_FRAME_ERR_LO 0x0150
#define IPN3KE_10G_TX_STATS_UNICAST_FRAME_ERR_HI 0x0151
#define IPN3KE_10G_RX_STATS_UNICAST_FRAME_ERR_LO 0x01D0
#define IPN3KE_10G_RX_STATS_UNICAST_FRAME_ERR_HI 0x01D1
#define IPN3KE_10G_TX_STATS_MULTICAST_FRAME_OK_LO 0x0152
#define IPN3KE_10G_TX_STATS_MULTICAST_FRAME_OK_HI 0x0153
#define IPN3KE_10G_RX_STATS_MULTICAST_FRAME_OK_LO 0x01D2
#define IPN3KE_10G_RX_STATS_MULTICAST_FRAME_OK_HI 0x01D3
#define IPN3KE_10G_TX_STATS_MULTICAST_FRAME_ERR_LO 0x0154
#define IPN3KE_10G_TX_STATS_MULTICAST_FRAME_ERR_HI 0x0155
#define IPN3KE_10G_RX_STATS_MULTICAST_FRAME_ERR_LO 0x01D4
#define IPN3KE_10G_RX_STATS_MULTICAST_FRAME_ERR_HI 0x01D5
#define IPN3KE_10G_TX_STATS_BROADCAST_FRAME_OK_LO 0x0156
#define IPN3KE_10G_TX_STATS_BROADCAST_FRAME_OK_HI 0x0157
#define IPN3KE_10G_RX_STATS_BROADCAST_FRAME_OK_LO 0x01D6
#define IPN3KE_10G_RX_STATS_BROADCAST_FRAME_OK_HI 0x01D7
#define IPN3KE_10G_TX_STATS_BROADCAST_FRAME_ERR_LO 0x0158
#define IPN3KE_10G_TX_STATS_BROADCAST_FRAME_ERR_HI 0x0159
#define IPN3KE_10G_RX_STATS_BROADCAST_FRAME_ERR_LO 0x01D8
#define IPN3KE_10G_RX_STATS_BROADCAST_FRAME_ERR_HI 0x01D9
#define IPN3KE_10G_TX_STATS_ETHER_STATS_OCTETS_LO 0x015A
#define IPN3KE_10G_TX_STATS_ETHER_STATS_OCTETS_HI 0x015B
#define IPN3KE_10G_RX_STATS_ETHER_STATS_OCTETS_LO 0x01DA
#define IPN3KE_10G_RX_STATS_ETHER_STATS_OCTETS_HI 0x01DB
#define IPN3KE_10G_TX_STATS_ETHER_STATS_PKTS_LO 0x015C
#define IPN3KE_10G_TX_STATS_ETHER_STATS_PKTS_HI 0x015D
#define IPN3KE_10G_RX_STATS_ETHER_STATS_PKTS_LO 0x01DC
#define IPN3KE_10G_RX_STATS_ETHER_STATS_PKTS_HI 0x01DD
#define IPN3KE_10G_TX_STATS_ETHER_STATS_UNDER_SIZE_PKTS_LO 0x015E
#define IPN3KE_10G_TX_STATS_ETHER_STATS_UNDER_SIZE_PKTS_HI 0x015F
#define IPN3KE_10G_RX_STATS_ETHER_STATS_UNDER_SIZE_PKTS_LO 0x01DE
#define IPN3KE_10G_RX_STATS_ETHER_STATS_UNDER_SIZE_PKTS_HI 0x01DF
#define IPN3KE_10G_TX_STATS_ETHER_STATS_OVER_SIZE_PKTS_LO 0x0160
#define IPN3KE_10G_TX_STATS_ETHER_STATS_OVER_SIZE_PKTS_HI 0x0161
#define IPN3KE_10G_RX_STATS_ETHER_STATS_OVER_SIZE_PKTS_LO 0x01E0
#define IPN3KE_10G_RX_STATS_ETHER_STATS_OVER_SIZE_PKTS_HI 0x01E1
#define IPN3KE_10G_TX_STATS_ETHER_STATS_PKTS_64_OCTETS_LO 0x0162
#define IPN3KE_10G_TX_STATS_ETHER_STATS_PKTS_64_OCTETS_HI 0x0163
#define IPN3KE_10G_RX_STATS_ETHER_STATS_PKTS_64_OCTETS_LO 0x01E2
#define IPN3KE_10G_RX_STATS_ETHER_STATS_PKTS_64_OCTETS_HI 0x01E3
#define IPN3KE_10G_TX_STATS_ETHER_STATS_PKTS_65_127_OCTETS_LO 0x0164
#define IPN3KE_10G_TX_STATS_ETHER_STATS_PKTS_65_127_OCTETS_HI 0x0165
#define IPN3KE_10G_RX_STATS_ETHER_STATS_PKTS_65_127_OCTETS_LO 0x01E4
#define IPN3KE_10G_RX_STATS_ETHER_STATS_PKTS_65_127_OCTETS_HI 0x01E5
#define IPN3KE_10G_TX_STATS_ETHER_STATS_PKTS_128_255_OCTETS_LO 0x0166
#define IPN3KE_10G_TX_STATS_ETHER_STATS_PKTS_128_255_OCTETS_HI 0x0167
#define IPN3KE_10G_RX_STATS_ETHER_STATS_PKTS_128_255_OCTETS_LO 0x01E6
#define IPN3KE_10G_RX_STATS_ETHER_STATS_PKTS_128_255_OCTETS_HI 0x01E7
#define IPN3KE_10G_TX_STATS_ETHER_STATS_PKTS_256_511_OCTETS_LO 0x0168
#define IPN3KE_10G_TX_STATS_ETHER_STATS_PKTS_256_511_OCTETS_HI 0x0169
#define IPN3KE_10G_RX_STATS_ETHER_STATS_PKTS_256_511_OCTETS_LO 0x01E8
#define IPN3KE_10G_RX_STATS_ETHER_STATS_PKTS_256_511_OCTETS_HI 0x01E9
#define IPN3KE_10G_TX_STATS_ETHER_STATS_PKTS_512_1023_OCTETS_LO 0x016A
#define IPN3KE_10G_TX_STATS_ETHER_STATS_PKTS_512_1023_OCTETS_HI 0x016B
#define IPN3KE_10G_RX_STATS_ETHER_STATS_PKTS_512_1023_OCTETS_LO 0x01EA
#define IPN3KE_10G_RX_STATS_ETHER_STATS_PKTS_512_1023_OCTETS_HI 0x01EB
#define IPN3KE_10G_TX_STATS_ETHER_STATS_PKTS_1024_1518_OCTETS_LO 0x016C
#define IPN3KE_10G_TX_STATS_ETHER_STATS_PKTS_1024_1518_OCTETS_HI 0x016D
#define IPN3KE_10G_RX_STATS_ETHER_STATS_PKTS_1024_1518_OCTETS_LO 0x01EC
#define IPN3KE_10G_RX_STATS_ETHER_STATS_PKTS_1024_1518_OCTETS_HI 0x01ED
#define IPN3KE_10G_TX_STATS_ETHER_STATS_PKTS_1519_X_OCTETS_LO 0x016E
#define IPN3KE_10G_TX_STATS_ETHER_STATS_PKTS_1519_X_OCTETS_HI 0x016F
#define IPN3KE_10G_RX_STATS_ETHER_STATS_PKTS_1519_X_OCTETS_LO 0x01EE
#define IPN3KE_10G_RX_STATS_ETHER_STATS_PKTS_1519_X_OCTETS_HI 0x01EF
#define IPN3KE_10G_RX_STATS_ETHER_STATS_FRAGMENTS_LO 0x01E0
#define IPN3KE_10G_RX_STATS_ETHER_STATS_FRAGMENTS_HI 0x01F1
#define IPN3KE_10G_RX_STATS_ETHER_STATS_JABBERS_LO 0x01E2
#define IPN3KE_10G_RX_STATS_ETHER_STATS_JABBERS_HI 0x01F3
#define IPN3KE_10G_RX_STATS_ETHER_STATS_CRC_ERR_LO 0x01E4
#define IPN3KE_10G_RX_STATS_ETHER_STATS_CRC_ERR_HI 0x01F5
#define IPN3KE_10G_TX_STATS_UNICAST_MAC_CTRL_FRAMES_LO 0x0176
#define IPN3KE_10G_TX_STATS_UNICAST_MAC_CTRL_FRAMES_HI 0x0177
#define IPN3KE_10G_RX_STATS_UNICAST_MAC_CTRL_FRAMES_LO 0x01F6
#define IPN3KE_10G_RX_STATS_UNICAST_MAC_CTRL_FRAMES_HI 0x01F7
#define IPN3KE_10G_TX_STATS_MULTICAST_MAC_CTRL_FRAMES_LO 0x0178
#define IPN3KE_10G_TX_STATS_MULTICAST_MAC_CTRL_FRAMES_HI 0x0179
#define IPN3KE_10G_RX_STATS_MULTICAST_MAC_CTRL_FRAMES_LO 0x01F8
#define IPN3KE_10G_RX_STATS_MULTICAST_MAC_CTRL_FRAMES_HI 0x01F9
#define IPN3KE_10G_TX_STATS_BROADCAST_MAC_CTRL_FRAMES_LO 0x017A
#define IPN3KE_10G_TX_STATS_BROADCAST_MAC_CTRL_FRAMES_HI 0x017B
#define IPN3KE_10G_RX_STATS_BROADCAST_MAC_CTRL_FRAMES_LO 0x01FA
#define IPN3KE_10G_RX_STATS_BROADCAST_MAC_CTRL_FRAMES_HI 0x01FB
#define IPN3KE_10G_TX_STATS_PFC_MAC_CTRL_FRAMES_LO 0x017C
#define IPN3KE_10G_TX_STATS_PFC_MAC_CTRL_FRAMES_HI 0x017D
#define IPN3KE_10G_RX_STATS_PFC_MAC_CTRL_FRAMES_LO 0x01FC
#define IPN3KE_10G_RX_STATS_PFC_MAC_CTRL_FRAMES_HI 0x01FD
static inline void ipn3ke_xmac_tx_enable(struct ipn3ke_hw *hw,
uint32_t mac_num, uint32_t eth_group_sel)
{
#define IPN3KE_XMAC_TX_ENABLE (0 & (IPN3KE_MAC_TX_PACKET_CONTROL_MASK))
(*hw->f_mac_write)(hw,
IPN3KE_XMAC_TX_ENABLE,
IPN3KE_MAC_TX_PACKET_CONTROL,
mac_num,
eth_group_sel);
}
static inline void ipn3ke_xmac_tx_disable(struct ipn3ke_hw *hw,
uint32_t mac_num, uint32_t eth_group_sel)
{
#define IPN3KE_XMAC_TX_DISABLE (1 & (IPN3KE_MAC_TX_PACKET_CONTROL_MASK))
(*hw->f_mac_write)(hw,
IPN3KE_XMAC_TX_DISABLE,
IPN3KE_MAC_TX_PACKET_CONTROL,
mac_num,
eth_group_sel);
}
static inline void ipn3ke_xmac_rx_enable(struct ipn3ke_hw *hw,
uint32_t mac_num, uint32_t eth_group_sel)
{
#define IPN3KE_XMAC_RX_ENABLE (0 & (IPN3KE_MAC_RX_TRANSFER_CONTROL_MASK))
(*hw->f_mac_write)(hw,
IPN3KE_XMAC_RX_ENABLE,
IPN3KE_MAC_RX_TRANSFER_CONTROL,
mac_num,
eth_group_sel);
}
static inline void ipn3ke_xmac_rx_disable(struct ipn3ke_hw *hw,
uint32_t mac_num, uint32_t eth_group_sel)
{
#define IPN3KE_XMAC_RX_DISABLE (1 & (IPN3KE_MAC_RX_TRANSFER_CONTROL_MASK))
(*hw->f_mac_write)(hw,
IPN3KE_XMAC_RX_DISABLE,
IPN3KE_MAC_RX_TRANSFER_CONTROL,
mac_num,
eth_group_sel);
}
static inline void ipn3ke_xmac_smac_ovd_dis(struct ipn3ke_hw *hw,
uint32_t mac_num, uint32_t eth_group_sel)
{
#define IPN3KE_XMAC_SMAC_OVERRIDE_DISABLE (0 & \
(IPN3KE_MAC_TX_SRC_ADDR_OVERRIDE_MASK))
(*hw->f_mac_write)(hw,
IPN3KE_XMAC_SMAC_OVERRIDE_DISABLE,
IPN3KE_MAC_TX_SRC_ADDR_OVERRIDE,
mac_num,
eth_group_sel);
}
static inline void ipn3ke_xmac_tx_clr_10G_stcs
(struct ipn3ke_hw *hw, uint32_t mac_num, uint32_t eth_group_sel)
{
uint32_t tmp;
tmp = 0x00000000;
(*hw->f_mac_read)(hw,
&tmp,
IPN3KE_10G_TX_STATS_CLR,
mac_num,
eth_group_sel);
tmp |= 0x00000001;
(*hw->f_mac_write)(hw,
tmp,
IPN3KE_10G_TX_STATS_CLR,
mac_num,
eth_group_sel);
}
static inline void ipn3ke_xmac_rx_clr_10G_stcs
(struct ipn3ke_hw *hw, uint32_t mac_num, uint32_t eth_group_sel)
{
uint32_t tmp;
tmp = 0x00000000;
(*hw->f_mac_read)(hw,
&tmp,
IPN3KE_10G_RX_STATS_CLR,
mac_num,
eth_group_sel);
tmp |= 0x00000001;
(*hw->f_mac_write)(hw,
tmp,
IPN3KE_10G_RX_STATS_CLR,
mac_num,
eth_group_sel);
}
static inline void ipn3ke_xmac_tx_clr_25G_stcs
(struct ipn3ke_hw *hw, uint32_t mac_num, uint32_t eth_group_sel)
{
uint32_t tmp = 0x00000001;
/* Bit[0]: Software can set this bit to the value of 1
* to reset all of the TX statistics registers at the same time.
* This bit is selfclearing.
*/
(*hw->f_mac_write)(hw,
tmp,
IPN3KE_25G_TX_STATISTICS_CONFIG,
mac_num,
eth_group_sel);
}
static inline void ipn3ke_xmac_rx_clr_25G_stcs
(struct ipn3ke_hw *hw, uint32_t mac_num, uint32_t eth_group_sel)
{
uint32_t tmp = 0x00000001;
/* Bit[0]: Software can set this bit to the value of 1
* to reset all of the RX statistics registers at the same time.
* This bit is selfclearing.
*/
(*hw->f_mac_write)(hw,
tmp,
IPN3KE_25G_RX_STATISTICS_CONFIG,
mac_num,
eth_group_sel);
}
#endif /* _IPN3KE_ETHDEV_H_ */
|
