1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649
|
/* SPDX-License-Identifier: BSD-3-Clause
* Copyright 2022 Microsoft Corporation
*/
#include <ethdev_driver.h>
#include <infiniband/verbs.h>
#include <infiniband/manadv.h>
#include "mana.h"
static uint8_t mana_rss_hash_key_default[TOEPLITZ_HASH_KEY_SIZE_IN_BYTES] = {
0x2c, 0xc6, 0x81, 0xd1,
0x5b, 0xdb, 0xf4, 0xf7,
0xfc, 0xa2, 0x83, 0x19,
0xdb, 0x1a, 0x3e, 0x94,
0x6b, 0x9e, 0x38, 0xd9,
0x2c, 0x9c, 0x03, 0xd1,
0xad, 0x99, 0x44, 0xa7,
0xd9, 0x56, 0x3d, 0x59,
0x06, 0x3c, 0x25, 0xf3,
0xfc, 0x1f, 0xdc, 0x2a,
};
int
mana_rq_ring_doorbell(struct mana_rxq *rxq)
{
struct mana_priv *priv = rxq->priv;
int ret;
void *db_page = priv->db_page;
if (rte_eal_process_type() == RTE_PROC_SECONDARY) {
struct rte_eth_dev *dev =
&rte_eth_devices[priv->dev_data->port_id];
struct mana_process_priv *process_priv = dev->process_private;
db_page = process_priv->db_page;
}
/* Hardware Spec specifies that software client should set 0 for
* wqe_cnt for Receive Queues.
*/
#ifdef RTE_ARCH_32
ret = mana_ring_short_doorbell(db_page, GDMA_QUEUE_RECEIVE,
rxq->gdma_rq.id,
rxq->wqe_cnt_to_short_db *
GDMA_WQE_ALIGNMENT_UNIT_SIZE,
0);
#else
ret = mana_ring_doorbell(db_page, GDMA_QUEUE_RECEIVE,
rxq->gdma_rq.id,
rxq->gdma_rq.head * GDMA_WQE_ALIGNMENT_UNIT_SIZE,
0);
#endif
if (ret)
DP_LOG(ERR, "failed to ring RX doorbell ret %d", ret);
return ret;
}
static int
mana_post_rx_wqe(struct mana_rxq *rxq, struct rte_mbuf *mbuf)
{
struct gdma_sgl_element sgl[1];
struct gdma_work_request request;
uint32_t wqe_size_in_bu;
struct mana_priv *priv = rxq->priv;
int ret;
struct mana_mr_cache *mr;
mr = mana_alloc_pmd_mr(&rxq->mr_btree, priv, mbuf);
if (!mr) {
DP_LOG(ERR, "failed to register RX MR");
rte_pktmbuf_free(mbuf);
return -ENOMEM;
}
request.gdma_header.struct_size = sizeof(request);
sgl[0].address = rte_cpu_to_le_64(rte_pktmbuf_mtod(mbuf, uint64_t));
sgl[0].memory_key = mr->lkey;
sgl[0].size =
rte_pktmbuf_data_room_size(rxq->mp) -
RTE_PKTMBUF_HEADROOM;
request.sgl = sgl;
request.num_sgl_elements = 1;
request.inline_oob_data = NULL;
request.inline_oob_size_in_bytes = 0;
request.flags = 0;
request.client_data_unit = NOT_USING_CLIENT_DATA_UNIT;
ret = gdma_post_work_request(&rxq->gdma_rq, &request, &wqe_size_in_bu);
if (!ret) {
struct mana_rxq_desc *desc =
&rxq->desc_ring[rxq->desc_ring_head];
/* update queue for tracking pending packets */
desc->pkt = mbuf;
desc->wqe_size_in_bu = wqe_size_in_bu;
#ifdef RTE_ARCH_32
rxq->wqe_cnt_to_short_db += wqe_size_in_bu;
#endif
rxq->desc_ring_head = (rxq->desc_ring_head + 1) % rxq->num_desc;
} else {
DP_LOG(DEBUG, "failed to post recv ret %d", ret);
return ret;
}
return 0;
}
/*
* Post work requests for a Rx queue.
*/
#define MANA_MBUF_BULK 32u
static int
mana_alloc_and_post_rx_wqes(struct mana_rxq *rxq, uint32_t count)
{
int ret;
uint32_t i, batch_count;
struct rte_mbuf *mbufs[MANA_MBUF_BULK];
#ifdef RTE_ARCH_32
rxq->wqe_cnt_to_short_db = 0;
#endif
more_mbufs:
batch_count = RTE_MIN(count, MANA_MBUF_BULK);
ret = rte_pktmbuf_alloc_bulk(rxq->mp, mbufs, batch_count);
if (ret) {
DP_LOG(ERR, "failed to allocate mbufs for RX");
rxq->stats.nombuf += count;
/* Bail out to ring doorbell for posted packets */
goto out;
}
for (i = 0; i < batch_count; i++) {
ret = mana_post_rx_wqe(rxq, mbufs[i]);
if (ret) {
DP_LOG(ERR, "failed to post RX ret = %d", ret);
/* Free the remaining mbufs that are not posted */
rte_pktmbuf_free_bulk(&mbufs[i], batch_count - i);
goto out;
}
#ifdef RTE_ARCH_32
if (rxq->wqe_cnt_to_short_db > RX_WQE_SHORT_DB_THRESHOLD) {
mana_rq_ring_doorbell(rxq);
rxq->wqe_cnt_to_short_db = 0;
}
#endif
}
count -= batch_count;
if (count > 0)
goto more_mbufs;
out:
mana_rq_ring_doorbell(rxq);
return ret;
}
int
mana_stop_rx_queues(struct rte_eth_dev *dev)
{
struct mana_priv *priv = dev->data->dev_private;
int ret, i;
for (i = 0; i < priv->num_queues; i++)
if (dev->data->rx_queue_state[i] == RTE_ETH_QUEUE_STATE_STOPPED)
return -EINVAL;
if (priv->rwq_qp) {
ret = ibv_destroy_qp(priv->rwq_qp);
if (ret)
DRV_LOG(ERR, "rx_queue destroy_qp failed %d", ret);
priv->rwq_qp = NULL;
}
if (priv->ind_table) {
ret = ibv_destroy_rwq_ind_table(priv->ind_table);
if (ret)
DRV_LOG(ERR, "destroy rwq ind table failed %d", ret);
priv->ind_table = NULL;
}
for (i = 0; i < priv->num_queues; i++) {
struct mana_rxq *rxq = dev->data->rx_queues[i];
if (rxq->wq) {
ret = ibv_destroy_wq(rxq->wq);
if (ret)
DRV_LOG(ERR,
"rx_queue destroy_wq failed %d", ret);
rxq->wq = NULL;
}
if (rxq->cq) {
ret = ibv_destroy_cq(rxq->cq);
if (ret)
DRV_LOG(ERR,
"rx_queue destroy_cq failed %d", ret);
rxq->cq = NULL;
if (rxq->channel) {
ret = ibv_destroy_comp_channel(rxq->channel);
if (ret)
DRV_LOG(ERR, "failed destroy comp %d",
ret);
rxq->channel = NULL;
}
}
/* Drain and free posted WQEs */
while (rxq->desc_ring_tail != rxq->desc_ring_head) {
struct mana_rxq_desc *desc =
&rxq->desc_ring[rxq->desc_ring_tail];
rte_pktmbuf_free(desc->pkt);
rxq->desc_ring_tail =
(rxq->desc_ring_tail + 1) % rxq->num_desc;
}
rxq->desc_ring_head = 0;
rxq->desc_ring_tail = 0;
memset(&rxq->gdma_rq, 0, sizeof(rxq->gdma_rq));
memset(&rxq->gdma_cq, 0, sizeof(rxq->gdma_cq));
dev->data->rx_queue_state[i] = RTE_ETH_QUEUE_STATE_STOPPED;
}
return 0;
}
int
mana_start_rx_queues(struct rte_eth_dev *dev)
{
struct mana_priv *priv = dev->data->dev_private;
int ret, i;
struct ibv_wq *ind_tbl[priv->num_queues];
DRV_LOG(INFO, "start rx queues");
for (i = 0; i < priv->num_queues; i++)
if (dev->data->rx_queue_state[i] == RTE_ETH_QUEUE_STATE_STARTED)
return -EINVAL;
for (i = 0; i < priv->num_queues; i++) {
struct mana_rxq *rxq = dev->data->rx_queues[i];
struct ibv_wq_init_attr wq_attr = {};
manadv_set_context_attr(priv->ib_ctx,
MANADV_CTX_ATTR_BUF_ALLOCATORS,
(void *)((uintptr_t)&(struct manadv_ctx_allocators){
.alloc = &mana_alloc_verbs_buf,
.free = &mana_free_verbs_buf,
.data = (void *)(uintptr_t)rxq->socket,
}));
if (dev->data->dev_conf.intr_conf.rxq) {
rxq->channel = ibv_create_comp_channel(priv->ib_ctx);
if (!rxq->channel) {
ret = -errno;
DRV_LOG(ERR, "Queue %d comp channel failed", i);
goto fail;
}
ret = mana_fd_set_non_blocking(rxq->channel->fd);
if (ret) {
DRV_LOG(ERR, "Failed to set comp non-blocking");
goto fail;
}
}
rxq->cq = ibv_create_cq(priv->ib_ctx, rxq->num_desc,
NULL, rxq->channel,
rxq->channel ? i : 0);
if (!rxq->cq) {
ret = -errno;
DRV_LOG(ERR, "failed to create rx cq queue %d", i);
goto fail;
}
wq_attr.wq_type = IBV_WQT_RQ;
wq_attr.max_wr = rxq->num_desc;
wq_attr.max_sge = 1;
wq_attr.pd = priv->ib_parent_pd;
wq_attr.cq = rxq->cq;
rxq->wq = ibv_create_wq(priv->ib_ctx, &wq_attr);
if (!rxq->wq) {
ret = -errno;
DRV_LOG(ERR, "failed to create rx wq %d", i);
goto fail;
}
ind_tbl[i] = rxq->wq;
}
struct ibv_rwq_ind_table_init_attr ind_table_attr = {
.log_ind_tbl_size = rte_log2_u32(RTE_DIM(ind_tbl)),
.ind_tbl = ind_tbl,
.comp_mask = 0,
};
priv->ind_table = ibv_create_rwq_ind_table(priv->ib_ctx,
&ind_table_attr);
if (!priv->ind_table) {
ret = -errno;
DRV_LOG(ERR, "failed to create ind_table ret %d", ret);
goto fail;
}
DRV_LOG(INFO, "ind_table handle %d num %d",
priv->ind_table->ind_tbl_handle,
priv->ind_table->ind_tbl_num);
struct ibv_qp_init_attr_ex qp_attr_ex = {
.comp_mask = IBV_QP_INIT_ATTR_PD |
IBV_QP_INIT_ATTR_RX_HASH |
IBV_QP_INIT_ATTR_IND_TABLE,
.qp_type = IBV_QPT_RAW_PACKET,
.pd = priv->ib_parent_pd,
.rwq_ind_tbl = priv->ind_table,
.rx_hash_conf = {
.rx_hash_function = IBV_RX_HASH_FUNC_TOEPLITZ,
.rx_hash_key_len = TOEPLITZ_HASH_KEY_SIZE_IN_BYTES,
.rx_hash_key = mana_rss_hash_key_default,
.rx_hash_fields_mask =
IBV_RX_HASH_SRC_IPV4 | IBV_RX_HASH_DST_IPV4,
},
};
/* overwrite default if rss key is set */
if (priv->rss_conf.rss_key_len && priv->rss_conf.rss_key)
qp_attr_ex.rx_hash_conf.rx_hash_key =
priv->rss_conf.rss_key;
/* overwrite default if rss hash fields are set */
if (priv->rss_conf.rss_hf) {
qp_attr_ex.rx_hash_conf.rx_hash_fields_mask = 0;
if (priv->rss_conf.rss_hf & RTE_ETH_RSS_IPV4)
qp_attr_ex.rx_hash_conf.rx_hash_fields_mask |=
IBV_RX_HASH_SRC_IPV4 | IBV_RX_HASH_DST_IPV4;
if (priv->rss_conf.rss_hf & RTE_ETH_RSS_IPV6)
qp_attr_ex.rx_hash_conf.rx_hash_fields_mask |=
IBV_RX_HASH_SRC_IPV6 | IBV_RX_HASH_SRC_IPV6;
if (priv->rss_conf.rss_hf &
(RTE_ETH_RSS_NONFRAG_IPV4_TCP | RTE_ETH_RSS_NONFRAG_IPV6_TCP))
qp_attr_ex.rx_hash_conf.rx_hash_fields_mask |=
IBV_RX_HASH_SRC_PORT_TCP |
IBV_RX_HASH_DST_PORT_TCP;
if (priv->rss_conf.rss_hf &
(RTE_ETH_RSS_NONFRAG_IPV4_UDP | RTE_ETH_RSS_NONFRAG_IPV6_UDP))
qp_attr_ex.rx_hash_conf.rx_hash_fields_mask |=
IBV_RX_HASH_SRC_PORT_UDP |
IBV_RX_HASH_DST_PORT_UDP;
}
priv->rwq_qp = ibv_create_qp_ex(priv->ib_ctx, &qp_attr_ex);
if (!priv->rwq_qp) {
ret = -errno;
DRV_LOG(ERR, "rx ibv_create_qp_ex failed");
goto fail;
}
for (i = 0; i < priv->num_queues; i++) {
struct mana_rxq *rxq = dev->data->rx_queues[i];
struct manadv_obj obj = {};
struct manadv_cq dv_cq;
struct manadv_rwq dv_wq;
obj.cq.in = rxq->cq;
obj.cq.out = &dv_cq;
obj.rwq.in = rxq->wq;
obj.rwq.out = &dv_wq;
ret = manadv_init_obj(&obj, MANADV_OBJ_CQ | MANADV_OBJ_RWQ);
if (ret) {
DRV_LOG(ERR, "manadv_init_obj failed ret %d", ret);
goto fail;
}
rxq->gdma_cq.buffer = obj.cq.out->buf;
rxq->gdma_cq.count = obj.cq.out->count;
rxq->gdma_cq.size = rxq->gdma_cq.count * COMP_ENTRY_SIZE;
rxq->gdma_cq.id = obj.cq.out->cq_id;
/* CQ head starts with count */
rxq->gdma_cq.head = rxq->gdma_cq.count;
DRV_LOG(INFO, "rxq cq id %u buf %p count %u size %u",
rxq->gdma_cq.id, rxq->gdma_cq.buffer,
rxq->gdma_cq.count, rxq->gdma_cq.size);
priv->db_page = obj.rwq.out->db_page;
rxq->gdma_rq.buffer = obj.rwq.out->buf;
rxq->gdma_rq.count = obj.rwq.out->count;
rxq->gdma_rq.size = obj.rwq.out->size;
rxq->gdma_rq.id = obj.rwq.out->wq_id;
DRV_LOG(INFO, "rxq rq id %u buf %p count %u size %u",
rxq->gdma_rq.id, rxq->gdma_rq.buffer,
rxq->gdma_rq.count, rxq->gdma_rq.size);
rxq->comp_buf_len = 0;
rxq->comp_buf_idx = 0;
rxq->backlog_idx = 0;
}
for (i = 0; i < priv->num_queues; i++) {
struct mana_rxq *rxq = dev->data->rx_queues[i];
ret = mana_alloc_and_post_rx_wqes(rxq, rxq->num_desc);
if (ret)
goto fail;
}
for (i = 0; i < priv->num_queues; i++)
dev->data->rx_queue_state[i] = RTE_ETH_QUEUE_STATE_STARTED;
return 0;
fail:
mana_stop_rx_queues(dev);
return ret;
}
uint16_t
mana_rx_burst(void *dpdk_rxq, struct rte_mbuf **pkts, uint16_t pkts_n)
{
uint16_t pkt_received = 0;
uint16_t wqe_consumed = 0;
struct mana_rxq *rxq = dpdk_rxq;
struct mana_priv *priv = rxq->priv;
struct rte_mbuf *mbuf;
int ret;
uint32_t pkt_idx = rxq->backlog_idx;
uint32_t pkt_len;
uint32_t i;
int polled = 0;
repoll:
/* Polling on new completions if we have no backlog */
if (rxq->comp_buf_idx == rxq->comp_buf_len) {
RTE_ASSERT(!pkt_idx);
rxq->comp_buf_len =
gdma_poll_completion_queue(&rxq->gdma_cq,
rxq->gdma_comp_buf, pkts_n);
rxq->comp_buf_idx = 0;
polled = 1;
}
i = rxq->comp_buf_idx;
while (i < rxq->comp_buf_len) {
struct mana_rx_comp_oob *oob = (struct mana_rx_comp_oob *)
rxq->gdma_comp_buf[i].cqe_data;
struct mana_rxq_desc *desc =
&rxq->desc_ring[rxq->desc_ring_tail];
mbuf = desc->pkt;
switch (oob->cqe_hdr.cqe_type) {
case CQE_RX_OKAY:
case CQE_RX_COALESCED_4:
/* Proceed to process mbuf */
break;
case CQE_RX_TRUNCATED:
default:
DP_LOG(ERR, "RX CQE type %d client %d vendor %d",
oob->cqe_hdr.cqe_type, oob->cqe_hdr.client_type,
oob->cqe_hdr.vendor_err);
rxq->stats.errors++;
rte_pktmbuf_free(mbuf);
i++;
goto drop;
}
DP_LOG(DEBUG, "mana_rx_comp_oob type %d rxq %p",
oob->cqe_hdr.cqe_type, rxq);
pkt_len = oob->packet_info[pkt_idx].packet_length;
if (!pkt_len) {
/* Move on to the next completion */
pkt_idx = 0;
i++;
continue;
}
mbuf->data_off = RTE_PKTMBUF_HEADROOM;
mbuf->nb_segs = 1;
mbuf->next = NULL;
mbuf->data_len = pkt_len;
mbuf->pkt_len = pkt_len;
mbuf->port = priv->port_id;
if (oob->rx_ip_header_checksum_succeeded)
mbuf->ol_flags |= RTE_MBUF_F_RX_IP_CKSUM_GOOD;
if (oob->rx_ip_header_checksum_failed)
mbuf->ol_flags |= RTE_MBUF_F_RX_IP_CKSUM_BAD;
if (oob->rx_outer_ip_header_checksum_failed)
mbuf->ol_flags |= RTE_MBUF_F_RX_OUTER_IP_CKSUM_BAD;
if (oob->rx_tcp_checksum_succeeded ||
oob->rx_udp_checksum_succeeded)
mbuf->ol_flags |= RTE_MBUF_F_RX_L4_CKSUM_GOOD;
if (oob->rx_tcp_checksum_failed ||
oob->rx_udp_checksum_failed)
mbuf->ol_flags |= RTE_MBUF_F_RX_L4_CKSUM_BAD;
if (oob->rx_hash_type == MANA_HASH_L3 ||
oob->rx_hash_type == MANA_HASH_L4) {
mbuf->ol_flags |= RTE_MBUF_F_RX_RSS_HASH;
mbuf->hash.rss = oob->packet_info[pkt_idx].packet_hash;
}
pkt_idx++;
/* Move on the next completion if all packets are processed */
if (pkt_idx >= RX_COM_OOB_NUM_PACKETINFO_SEGMENTS) {
pkt_idx = 0;
i++;
}
if (oob->rx_vlan_tag_present) {
mbuf->ol_flags |=
RTE_MBUF_F_RX_VLAN | RTE_MBUF_F_RX_VLAN_STRIPPED;
mbuf->vlan_tci = oob->rx_vlan_id;
if (!priv->vlan_strip && rte_vlan_insert(&mbuf)) {
DRV_LOG(ERR, "vlan insert failed");
rxq->stats.errors++;
rte_pktmbuf_free(mbuf);
goto drop;
}
}
pkts[pkt_received++] = mbuf;
rxq->stats.packets++;
rxq->stats.bytes += mbuf->data_len;
drop:
rxq->desc_ring_tail++;
if (rxq->desc_ring_tail >= rxq->num_desc)
rxq->desc_ring_tail = 0;
rxq->gdma_rq.tail += desc->wqe_size_in_bu;
/* Record the number of the RX WQE we need to post to replenish
* consumed RX requests
*/
wqe_consumed++;
if (pkt_received == pkts_n)
break;
}
rxq->backlog_idx = pkt_idx;
rxq->comp_buf_idx = i;
/* If all CQEs are processed but there are more packets to read, poll the
* completion queue again because we may have not polled on the completion
* queue due to CQE not fully processed in the previous rx_burst
*/
if (pkt_received < pkts_n && !polled) {
polled = 1;
goto repoll;
}
if (wqe_consumed) {
ret = mana_alloc_and_post_rx_wqes(rxq, wqe_consumed);
if (ret)
DRV_LOG(ERR, "failed to post %d WQEs, ret %d",
wqe_consumed, ret);
}
return pkt_received;
}
#ifdef RTE_ARCH_32
static int
mana_arm_cq(struct mana_rxq *rxq __rte_unused, uint8_t arm __rte_unused)
{
DP_LOG(ERR, "Do not support in 32 bit");
return -ENODEV;
}
#else
static int
mana_arm_cq(struct mana_rxq *rxq, uint8_t arm)
{
struct mana_priv *priv = rxq->priv;
uint32_t head = rxq->gdma_cq.head %
(rxq->gdma_cq.count << COMPLETION_QUEUE_ENTRY_OWNER_BITS_SIZE);
DP_LOG(DEBUG, "Ringing completion queue ID %u head %u arm %d",
rxq->gdma_cq.id, head, arm);
return mana_ring_doorbell(priv->db_page, GDMA_QUEUE_COMPLETION,
rxq->gdma_cq.id, head, arm);
}
#endif
int
mana_rx_intr_enable(struct rte_eth_dev *dev, uint16_t rx_queue_id)
{
struct mana_rxq *rxq = dev->data->rx_queues[rx_queue_id];
return mana_arm_cq(rxq, 1);
}
int
mana_rx_intr_disable(struct rte_eth_dev *dev, uint16_t rx_queue_id)
{
struct mana_rxq *rxq = dev->data->rx_queues[rx_queue_id];
struct ibv_cq *ev_cq;
void *ev_ctx;
int ret;
ret = ibv_get_cq_event(rxq->channel, &ev_cq, &ev_ctx);
if (ret)
ret = errno;
else if (ev_cq != rxq->cq)
ret = EINVAL;
if (ret) {
if (ret != EAGAIN)
DP_LOG(ERR, "Can't disable RX intr queue %d",
rx_queue_id);
} else {
ibv_ack_cq_events(rxq->cq, 1);
}
return -ret;
}
|