1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
|
/* Created by build_access.py */
/* returns string of length 0 if invalid arg */
const char * dwarf_get_elf_relocname_arm(unsigned long);
#ifndef R_ARM_NONE
#define R_ARM_NONE 0
#endif /* R_ARM_NONE */
#ifndef R_ARM_PC24
#define R_ARM_PC24 1
#endif /* R_ARM_PC24 */
#ifndef R_ARM_ABS32
#define R_ARM_ABS32 2
#endif /* R_ARM_ABS32 */
#ifndef R_ARM_REL32
#define R_ARM_REL32 3
#endif /* R_ARM_REL32 */
#ifndef R_ARM_LDR_PC_G0
#define R_ARM_LDR_PC_G0 4
#endif /* R_ARM_LDR_PC_G0 */
#ifndef R_ARM_ABS16
#define R_ARM_ABS16 5
#endif /* R_ARM_ABS16 */
#ifndef R_ARM_ABS12
#define R_ARM_ABS12 6
#endif /* R_ARM_ABS12 */
#ifndef R_ARM_THM_ABS5
#define R_ARM_THM_ABS5 7
#endif /* R_ARM_THM_ABS5 */
#ifndef R_ARM_ABS8
#define R_ARM_ABS8 8
#endif /* R_ARM_ABS8 */
#ifndef R_ARM_SBREL32
#define R_ARM_SBREL32 9
#endif /* R_ARM_SBREL32 */
#ifndef R_ARM_THM_CALL
#define R_ARM_THM_CALL 10
#endif /* R_ARM_THM_CALL */
#ifndef R_ARM_THM_PC8
#define R_ARM_THM_PC8 11
#endif /* R_ARM_THM_PC8 */
#ifndef R_ARM_BREL_ADJ
#define R_ARM_BREL_ADJ 12
#endif /* R_ARM_BREL_ADJ */
#ifndef R_ARM_TLS_DESC
#define R_ARM_TLS_DESC 13
#endif /* R_ARM_TLS_DESC */
#ifndef R_ARM_THM_SWI8
#define R_ARM_THM_SWI8 14
#endif /* R_ARM_THM_SWI8 */
#ifndef R_ARM_XPC25
#define R_ARM_XPC25 15
#endif /* R_ARM_XPC25 */
#ifndef R_ARM_THM_XPC22
#define R_ARM_THM_XPC22 16
#endif /* R_ARM_THM_XPC22 */
#ifndef R_ARM_TLS_DTPMOD32
#define R_ARM_TLS_DTPMOD32 17
#endif /* R_ARM_TLS_DTPMOD32 */
#ifndef R_ARM_TLS_DTPOFF32
#define R_ARM_TLS_DTPOFF32 18
#endif /* R_ARM_TLS_DTPOFF32 */
#ifndef R_ARM_TLS_TPOFF32
#define R_ARM_TLS_TPOFF32 19
#endif /* R_ARM_TLS_TPOFF32 */
#ifndef R_ARM_COPY
#define R_ARM_COPY 20
#endif /* R_ARM_COPY */
#ifndef R_ARM_GLOB_DAT
#define R_ARM_GLOB_DAT 21
#endif /* R_ARM_GLOB_DAT */
#ifndef R_ARM_JUMP_SLOT
#define R_ARM_JUMP_SLOT 22
#endif /* R_ARM_JUMP_SLOT */
#ifndef R_ARM_RELATIVE
#define R_ARM_RELATIVE 23
#endif /* R_ARM_RELATIVE */
#ifndef R_ARM_GOTOFF32
#define R_ARM_GOTOFF32 24
#endif /* R_ARM_GOTOFF32 */
#ifndef R_ARM_BASE_PREL
#define R_ARM_BASE_PREL 25
#endif /* R_ARM_BASE_PREL */
#ifndef R_ARM_GOT_BREL
#define R_ARM_GOT_BREL 26
#endif /* R_ARM_GOT_BREL */
#ifndef R_ARM_PLT32
#define R_ARM_PLT32 27
#endif /* R_ARM_PLT32 */
#ifndef R_ARM_CALL
#define R_ARM_CALL 28
#endif /* R_ARM_CALL */
#ifndef R_ARM_JUMP24
#define R_ARM_JUMP24 29
#endif /* R_ARM_JUMP24 */
#ifndef R_ARM_THM_JUMP24
#define R_ARM_THM_JUMP24 30
#endif /* R_ARM_THM_JUMP24 */
#ifndef R_ARM_BASE_ABS
#define R_ARM_BASE_ABS 31
#endif /* R_ARM_BASE_ABS */
#ifndef R_ARM_ALU_PCREL_7_0
#define R_ARM_ALU_PCREL_7_0 32
#endif /* R_ARM_ALU_PCREL_7_0 */
#ifndef R_ARM_ALU_PCREL_15_8
#define R_ARM_ALU_PCREL_15_8 33
#endif /* R_ARM_ALU_PCREL_15_8 */
#ifndef R_ARM_ALU_PCREL_23_15
#define R_ARM_ALU_PCREL_23_15 34
#endif /* R_ARM_ALU_PCREL_23_15 */
#ifndef R_ARM_LDR_SBREL_11_0_NC
#define R_ARM_LDR_SBREL_11_0_NC 35
#endif /* R_ARM_LDR_SBREL_11_0_NC */
#ifndef R_ARM_ALU_SBREL_19_12_NC
#define R_ARM_ALU_SBREL_19_12_NC 36
#endif /* R_ARM_ALU_SBREL_19_12_NC */
#ifndef R_ARM_ALU_SBREL_27_20_CK
#define R_ARM_ALU_SBREL_27_20_CK 37
#endif /* R_ARM_ALU_SBREL_27_20_CK */
#ifndef R_ARM_TARGET1
#define R_ARM_TARGET1 38
#endif /* R_ARM_TARGET1 */
#ifndef R_ARM_SBREL31
#define R_ARM_SBREL31 39
#endif /* R_ARM_SBREL31 */
#ifndef R_ARM_V4BX
#define R_ARM_V4BX 40
#endif /* R_ARM_V4BX */
#ifndef R_ARM_TARGET2
#define R_ARM_TARGET2 41
#endif /* R_ARM_TARGET2 */
#ifndef R_ARM_PREL31
#define R_ARM_PREL31 42
#endif /* R_ARM_PREL31 */
#ifndef R_ARM_MOVW_ABS_NC
#define R_ARM_MOVW_ABS_NC 43
#endif /* R_ARM_MOVW_ABS_NC */
#ifndef R_ARM_MOVT_ABS
#define R_ARM_MOVT_ABS 44
#endif /* R_ARM_MOVT_ABS */
#ifndef R_ARM_MOVW_PREL_NC
#define R_ARM_MOVW_PREL_NC 45
#endif /* R_ARM_MOVW_PREL_NC */
#ifndef R_ARM_MOVT_PREL
#define R_ARM_MOVT_PREL 46
#endif /* R_ARM_MOVT_PREL */
#ifndef R_ARM_THM_MOVW_ABS_NC
#define R_ARM_THM_MOVW_ABS_NC 47
#endif /* R_ARM_THM_MOVW_ABS_NC */
#ifndef R_ARM_THM_MOVT_ABS
#define R_ARM_THM_MOVT_ABS 48
#endif /* R_ARM_THM_MOVT_ABS */
#ifndef R_ARM_THM_MOVW_PREL_NC
#define R_ARM_THM_MOVW_PREL_NC 49
#endif /* R_ARM_THM_MOVW_PREL_NC */
#ifndef R_ARM_THM_MOVT_PREL
#define R_ARM_THM_MOVT_PREL 50
#endif /* R_ARM_THM_MOVT_PREL */
#ifndef R_ARM_THM_JUMP19
#define R_ARM_THM_JUMP19 51
#endif /* R_ARM_THM_JUMP19 */
#ifndef R_ARM_THM_JUMP6
#define R_ARM_THM_JUMP6 52
#endif /* R_ARM_THM_JUMP6 */
#ifndef R_ARM_THM_ALU_PREL_11_0
#define R_ARM_THM_ALU_PREL_11_0 53
#endif /* R_ARM_THM_ALU_PREL_11_0 */
#ifndef R_ARM_THM_PC12
#define R_ARM_THM_PC12 54
#endif /* R_ARM_THM_PC12 */
#ifndef R_ARM_ABS32_NOI
#define R_ARM_ABS32_NOI 55
#endif /* R_ARM_ABS32_NOI */
#ifndef R_ARM_REL32_NOI
#define R_ARM_REL32_NOI 56
#endif /* R_ARM_REL32_NOI */
#ifndef R_ARM_ALU_PC_G0_NC
#define R_ARM_ALU_PC_G0_NC 57
#endif /* R_ARM_ALU_PC_G0_NC */
#ifndef R_ARM_ALU_PC_G0
#define R_ARM_ALU_PC_G0 58
#endif /* R_ARM_ALU_PC_G0 */
#ifndef R_ARM_ALU_PC_G1_NC
#define R_ARM_ALU_PC_G1_NC 59
#endif /* R_ARM_ALU_PC_G1_NC */
#ifndef R_ARM_ALU_PC_G1
#define R_ARM_ALU_PC_G1 60
#endif /* R_ARM_ALU_PC_G1 */
#ifndef R_ARM_ALU_PC_G2
#define R_ARM_ALU_PC_G2 61
#endif /* R_ARM_ALU_PC_G2 */
#ifndef R_ARM_LDR_PC_G1
#define R_ARM_LDR_PC_G1 62
#endif /* R_ARM_LDR_PC_G1 */
#ifndef R_ARM_LDR_PC_G2
#define R_ARM_LDR_PC_G2 63
#endif /* R_ARM_LDR_PC_G2 */
#ifndef R_ARM_LDRS_PC_G0
#define R_ARM_LDRS_PC_G0 64
#endif /* R_ARM_LDRS_PC_G0 */
#ifndef R_ARM_LDRS_PC_G1
#define R_ARM_LDRS_PC_G1 65
#endif /* R_ARM_LDRS_PC_G1 */
#ifndef R_ARM_LDRS_PC_G2
#define R_ARM_LDRS_PC_G2 66
#endif /* R_ARM_LDRS_PC_G2 */
#ifndef R_ARM_LDC_PC_G0
#define R_ARM_LDC_PC_G0 67
#endif /* R_ARM_LDC_PC_G0 */
#ifndef R_ARM_LDC_PC_G1
#define R_ARM_LDC_PC_G1 68
#endif /* R_ARM_LDC_PC_G1 */
#ifndef R_ARM_LDC_PC_G2
#define R_ARM_LDC_PC_G2 69
#endif /* R_ARM_LDC_PC_G2 */
#ifndef R_ARM_ALU_SB_G0_NC
#define R_ARM_ALU_SB_G0_NC 70
#endif /* R_ARM_ALU_SB_G0_NC */
#ifndef R_ARM_ALU_SB_G0
#define R_ARM_ALU_SB_G0 71
#endif /* R_ARM_ALU_SB_G0 */
#ifndef R_ARM_ALU_SB_G1_NC
#define R_ARM_ALU_SB_G1_NC 72
#endif /* R_ARM_ALU_SB_G1_NC */
#ifndef R_ARM_ALU_SB_G1
#define R_ARM_ALU_SB_G1 73
#endif /* R_ARM_ALU_SB_G1 */
#ifndef R_ARM_ALU_SB_G2
#define R_ARM_ALU_SB_G2 74
#endif /* R_ARM_ALU_SB_G2 */
#ifndef R_ARM_LDR_SB_G0
#define R_ARM_LDR_SB_G0 75
#endif /* R_ARM_LDR_SB_G0 */
#ifndef R_ARM_LDR_SB_G1
#define R_ARM_LDR_SB_G1 76
#endif /* R_ARM_LDR_SB_G1 */
#ifndef R_ARM_LDR_SB_G2
#define R_ARM_LDR_SB_G2 77
#endif /* R_ARM_LDR_SB_G2 */
#ifndef R_ARM_LDRS_SB_G0
#define R_ARM_LDRS_SB_G0 78
#endif /* R_ARM_LDRS_SB_G0 */
#ifndef R_ARM_LDRS_SB_G1
#define R_ARM_LDRS_SB_G1 79
#endif /* R_ARM_LDRS_SB_G1 */
#ifndef R_ARM_LDRS_SB_G2
#define R_ARM_LDRS_SB_G2 80
#endif /* R_ARM_LDRS_SB_G2 */
#ifndef R_ARM_LDC_SB_G0
#define R_ARM_LDC_SB_G0 81
#endif /* R_ARM_LDC_SB_G0 */
#ifndef R_ARM_LDC_SB_G1
#define R_ARM_LDC_SB_G1 82
#endif /* R_ARM_LDC_SB_G1 */
#ifndef R_ARM_LDC_SB_G2
#define R_ARM_LDC_SB_G2 83
#endif /* R_ARM_LDC_SB_G2 */
#ifndef R_ARM_MOVW_BREL_NC
#define R_ARM_MOVW_BREL_NC 84
#endif /* R_ARM_MOVW_BREL_NC */
#ifndef R_ARM_MOVT_BREL
#define R_ARM_MOVT_BREL 85
#endif /* R_ARM_MOVT_BREL */
#ifndef R_ARM_MOVW_BREL
#define R_ARM_MOVW_BREL 86
#endif /* R_ARM_MOVW_BREL */
#ifndef R_ARM_THM_MOVW_BREL_NC
#define R_ARM_THM_MOVW_BREL_NC 87
#endif /* R_ARM_THM_MOVW_BREL_NC */
#ifndef R_ARM_THM_MOVT_BREL
#define R_ARM_THM_MOVT_BREL 88
#endif /* R_ARM_THM_MOVT_BREL */
#ifndef R_ARM_THM_MOVW_BREL
#define R_ARM_THM_MOVW_BREL 89
#endif /* R_ARM_THM_MOVW_BREL */
#ifndef R_ARM_TLS_GOTDESC
#define R_ARM_TLS_GOTDESC 90
#endif /* R_ARM_TLS_GOTDESC */
#ifndef R_ARM_TLS_CALL
#define R_ARM_TLS_CALL 91
#endif /* R_ARM_TLS_CALL */
#ifndef R_ARM_TLS_DESCSEQ
#define R_ARM_TLS_DESCSEQ 92
#endif /* R_ARM_TLS_DESCSEQ */
#ifndef R_ARM_THM_TLS_CALL
#define R_ARM_THM_TLS_CALL 93
#endif /* R_ARM_THM_TLS_CALL */
#ifndef R_ARM_PLT32_ABS
#define R_ARM_PLT32_ABS 94
#endif /* R_ARM_PLT32_ABS */
#ifndef R_ARM_GOT_ABS
#define R_ARM_GOT_ABS 95
#endif /* R_ARM_GOT_ABS */
#ifndef R_ARM_GOT_PREL
#define R_ARM_GOT_PREL 96
#endif /* R_ARM_GOT_PREL */
#ifndef R_ARM_GOT_BREL12
#define R_ARM_GOT_BREL12 97
#endif /* R_ARM_GOT_BREL12 */
#ifndef R_ARM_GOTOFF12
#define R_ARM_GOTOFF12 98
#endif /* R_ARM_GOTOFF12 */
#ifndef R_ARM_GOTRELAX
#define R_ARM_GOTRELAX 99
#endif /* R_ARM_GOTRELAX */
#ifndef R_ARM_GNU_VTENTRY
#define R_ARM_GNU_VTENTRY 100
#endif /* R_ARM_GNU_VTENTRY */
#ifndef R_ARM_GNU_VTINHERIT
#define R_ARM_GNU_VTINHERIT 101
#endif /* R_ARM_GNU_VTINHERIT */
#ifndef R_ARM_THM_JUMP11
#define R_ARM_THM_JUMP11 102
#endif /* R_ARM_THM_JUMP11 */
#ifndef R_ARM_THM_JUMP8
#define R_ARM_THM_JUMP8 103
#endif /* R_ARM_THM_JUMP8 */
#ifndef R_ARM_TLS_GD32
#define R_ARM_TLS_GD32 104
#endif /* R_ARM_TLS_GD32 */
#ifndef R_ARM_TLS_LDM32
#define R_ARM_TLS_LDM32 105
#endif /* R_ARM_TLS_LDM32 */
#ifndef R_ARM_TLS_LDO32
#define R_ARM_TLS_LDO32 106
#endif /* R_ARM_TLS_LDO32 */
#ifndef R_ARM_TLS_IE32
#define R_ARM_TLS_IE32 107
#endif /* R_ARM_TLS_IE32 */
#ifndef R_ARM_TLS_LE32
#define R_ARM_TLS_LE32 108
#endif /* R_ARM_TLS_LE32 */
#ifndef R_ARM_TLS_LDO12
#define R_ARM_TLS_LDO12 109
#endif /* R_ARM_TLS_LDO12 */
#ifndef R_ARM_TLS_LE12
#define R_ARM_TLS_LE12 110
#endif /* R_ARM_TLS_LE12 */
#ifndef R_ARM_TLS_IE12GP
#define R_ARM_TLS_IE12GP 111
#endif /* R_ARM_TLS_IE12GP */
#ifndef R_ARM_ME_TOO
#define R_ARM_ME_TOO 128
#endif /* R_ARM_ME_TOO */
#ifndef R_ARM_THM_TLS_DESCSEQ16
#define R_ARM_THM_TLS_DESCSEQ16 129
#endif /* R_ARM_THM_TLS_DESCSEQ16 */
#ifndef R_ARM_THM_TLS_DESCSEQ32
#define R_ARM_THM_TLS_DESCSEQ32 130
#endif /* R_ARM_THM_TLS_DESCSEQ32 */
#ifndef R_ARM_RXPC25
#define R_ARM_RXPC25 249
#endif /* R_ARM_RXPC25 */
#ifndef R_ARM_RSBREL32
#define R_ARM_RSBREL32 250
#endif /* R_ARM_RSBREL32 */
#ifndef R_ARM_THM_RPC22
#define R_ARM_THM_RPC22 251
#endif /* R_ARM_THM_RPC22 */
#ifndef R_ARM_RREL32
#define R_ARM_RREL32 252
#endif /* R_ARM_RREL32 */
#ifndef R_ARM_RABS32
#define R_ARM_RABS32 253
#endif /* R_ARM_RABS32 */
#ifndef R_ARM_RPC24
#define R_ARM_RPC24 254
#endif /* R_ARM_RPC24 */
#ifndef R_ARM_RBASE
#define R_ARM_RBASE 255
#endif /* R_ARM_RBASE */
#ifndef R_ARM_NUM
#define R_ARM_NUM 256
#endif /* R_ARM_NUM */
#ifndef R_AARCH64_ABS64
#define R_AARCH64_ABS64 0x101
#endif /* R_AARCH64_ABS64 */
#ifndef R_AARCH64_ABS32
#define R_AARCH64_ABS32 0x102
#endif /* R_AARCH64_ABS32 */
|
