File: EnableCache.S

package info (click to toggle)
edk2 0~20161202.7bbe0b3e-1%2Bdeb9u1
  • links: PTS, VCS
  • area: main
  • in suites: stretch
  • size: 178,536 kB
  • sloc: ansic: 1,712,279; perl: 107,239; python: 93,573; asm: 75,607; cpp: 22,797; makefile: 15,605; sh: 5,170; pascal: 2,013; xml: 318; lisp: 58
file content (39 lines) | stat: -rw-r--r-- 1,256 bytes parent folder | download | duplicates (2)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
#------------------------------------------------------------------------------
#
# Copyright (c) 2006 - 2008, Intel Corporation. All rights reserved.<BR>
# This program and the accompanying materials
# are licensed and made available under the terms and conditions of the BSD License
# which accompanies this distribution.  The full text of the license may be found at
# http://opensource.org/licenses/bsd-license.php.
#
# THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
# WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
#
# Module Name:
#
#   EnableCache.S
#
# Abstract:
#
#   Flush all caches with a WBINVD instruction, clear the CD bit of CR0 to 0, and clear 
#   the NW bit of CR0 to 0
#
# Notes:
#
#------------------------------------------------------------------------------

#------------------------------------------------------------------------------
# VOID
# EFIAPI
# AsmEnableCache (
#   VOID
#   );
#------------------------------------------------------------------------------
ASM_GLOBAL ASM_PFX(AsmEnableCache)
ASM_PFX(AsmEnableCache):
    wbinvd
    movq    %cr0, %rax
    btrq    $30, %rax
    btrq    $29, %rax
    movq    %rax, %cr0
    ret