1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
|
#ifndef CMIS_H__
#define CMIS_H__
/* Identifier and revision compliance (Page 0) */
#define CMIS_ID_OFFSET 0x00
#define CMIS_REV_COMPLIANCE_OFFSET 0x01
#define CMIS_MEMORY_MODEL_OFFSET 0x02
#define CMIS_MEMORY_MODEL_MASK 0x80
/* Global Status Information (Page 0) */
#define CMIS_MODULE_STATE_OFFSET 0x03
#define CMIS_MODULE_STATE_MASK 0x0E
#define CMIS_MODULE_STATE_MODULE_LOW_PWR 0x01
#define CMIS_MODULE_STATE_MODULE_PWR_UP 0x02
#define CMIS_MODULE_STATE_MODULE_READY 0x03
#define CMIS_MODULE_STATE_MODULE_PWR_DN 0x04
#define CMIS_MODULE_STATE_MODULE_FAULT 0x05
#define CMIS_MODULE_TYPE_OFFSET 0x55
#define CMIS_MT_MMF 0x01
#define CMIS_MT_SMF 0x02
/* Module-Level Monitors (Page 0) */
#define CMIS_CURR_TEMP_OFFSET 0x0E
#define CMIS_CURR_VCC_OFFSET 0x10
/* Module Global Controls (Page 0) */
#define CMIS_MODULE_CONTROL_OFFSET 0x1A
#define CMIS_LOW_PWR_ALLOW_REQUEST_HW_MASK 0x40
#define CMIS_LOW_PWR_REQUEST_SW_MASK 0x10
/* Module Active Firmware Version (Page 0) */
#define CMIS_MODULE_ACTIVE_FW_MAJOR_OFFSET 0x27
#define CMIS_MODULE_ACTIVE_FW_MINOR_OFFSET 0x28
/* Module Fault Information (Page 0) */
#define CMIS_MODULE_FAULT_OFFSET 0x29
#define CMIS_MODULE_FAULT_NO_FAULT 0x00
#define CMIS_MODULE_FAULT_TEC_RUNAWAY 0x01
#define CMIS_MODULE_FAULT_DATA_MEM_CORRUPTED 0x02
#define CMIS_MODULE_FAULT_PROG_MEM_CORRUPTED 0x03
#define CMIS_CTOR_OFFSET 0xCB
/* Vendor related information (Page 0) */
#define CMIS_VENDOR_NAME_START_OFFSET 0x81
#define CMIS_VENDOR_NAME_END_OFFSET 0x90
#define CMIS_VENDOR_OUI_OFFSET 0x91
#define CMIS_VENDOR_PN_START_OFFSET 0x94
#define CMIS_VENDOR_PN_END_OFFSET 0xA3
#define CMIS_VENDOR_REV_START_OFFSET 0xA4
#define CMIS_VENDOR_REV_END_OFFSET 0xA5
#define CMIS_VENDOR_SN_START_OFFSET 0xA6
#define CMIS_VENDOR_SN_END_OFFSET 0xB5
#define CMIS_DATE_YEAR_OFFSET 0xB6
#define CMIS_DATE_VENDOR_LOT_OFFSET 0xBC
/* CLEI Code (Page 0) */
#define CMIS_CLEI_START_OFFSET 0xBE
#define CMIS_CLEI_END_OFFSET 0xC7
#define CMIS_CLEI_BLANK " "
#define CMIS_CLEI_LEN 0x0A
/* Cable assembly length */
#define CMIS_CBL_ASM_LEN_OFFSET 0xCA
#define CMIS_6300M_MAX_LEN 0xFF
/* Cable length with multiplier */
#define CMIS_MULTIPLIER_00 0x00
#define CMIS_MULTIPLIER_01 0x40
#define CMIS_MULTIPLIER_10 0x80
#define CMIS_MULTIPLIER_11 0xC0
#define CMIS_LEN_MUL_MASK 0xC0
#define CMIS_LEN_VAL_MASK 0x3F
/* Module power characteristics */
#define CMIS_PWR_CLASS_OFFSET 0xC8
#define CMIS_PWR_MAX_POWER_OFFSET 0xC9
#define CMIS_PWR_CLASS_MASK 0xE0
#define CMIS_PWR_CLASS_1 0x00
#define CMIS_PWR_CLASS_2 0x01
#define CMIS_PWR_CLASS_3 0x02
#define CMIS_PWR_CLASS_4 0x03
#define CMIS_PWR_CLASS_5 0x04
#define CMIS_PWR_CLASS_6 0x05
#define CMIS_PWR_CLASS_7 0x06
#define CMIS_PWR_CLASS_8 0x07
/* Copper cable attenuation */
#define CMIS_COPPER_ATT_5GHZ 0xCC
#define CMIS_COPPER_ATT_7GHZ 0xCD
#define CMIS_COPPER_ATT_12P9GHZ 0xCE
#define CMIS_COPPER_ATT_25P8GHZ 0xCF
/* Cable assembly lane */
#define CMIS_CABLE_ASM_NEAR_END_OFFSET 0xD2
#define CMIS_CABLE_ASM_FAR_END_OFFSET 0xD3
/* Media interface technology */
#define CMIS_MEDIA_INTF_TECH_OFFSET 0xD4
/*-----------------------------------------------------------------------
* Upper Memory Page 0x01: contains advertising fields that define properties
* that are unique to active modules and cable assemblies.
* GlobalOffset = 2 * 0x80 + LocalOffset
*/
/* Module Inactive Firmware Version (Page 1) */
#define CMIS_MODULE_INACTIVE_FW_MAJOR_OFFSET 0x80
#define CMIS_MODULE_INACTIVE_FW_MINOR_OFFSET 0x81
/* Supported Link Length (Page 1) */
#define CMIS_SMF_LEN_OFFSET 0x84
#define CMIS_OM5_LEN_OFFSET 0x85
#define CMIS_OM4_LEN_OFFSET 0x86
#define CMIS_OM3_LEN_OFFSET 0x87
#define CMIS_OM2_LEN_OFFSET 0x88
/* Wavelength (Page 1) */
#define CMIS_NOM_WAVELENGTH_MSB 0x8A
#define CMIS_NOM_WAVELENGTH_LSB 0x8B
#define CMIS_WAVELENGTH_TOL_MSB 0x8C
#define CMIS_WAVELENGTH_TOL_LSB 0x8D
/* Supported Pages Advertising (Page 1) */
#define CMIS_PAGES_ADVER_OFFSET 0x8E
#define CMIS_BANKS_SUPPORTED_MASK 0x03
#define CMIS_BANK_0_SUPPORTED 0x00
#define CMIS_BANK_0_1_SUPPORTED 0x01
#define CMIS_BANK_0_3_SUPPORTED 0x02
/* Module Characteristics Advertising (Page 1) */
#define CMIS_DIAG_TYPE_OFFSET 0x97
#define CMIS_RX_PWR_TYPE_MASK 0x10
/* Supported Flags Advertisement (Page 1) */
#define CMIS_DIAG_FLAGS_TX_OFFSET 0x9d
#define CMIS_DIAG_FL_TX_ADAPTIVE_EQ_FAIL (1 << 3)
#define CMIS_DIAG_FL_TX_LOL (1 << 2)
#define CMIS_DIAG_FL_TX_LOS (1 << 1)
#define CMIS_DIAG_FL_TX_FAIL (1 << 0)
#define CMIS_DIAG_FLAGS_RX_OFFSET 0x9e
#define CMIS_DIAG_FL_RX_LOL (1 << 2)
#define CMIS_DIAG_FL_RX_LOS (1 << 1)
/* Supported Monitors Advertisement (Page 1) */
#define CMIS_TX_BIAS_MUL_MASK 0x18
#define CMIS_TX_BIAS_MUL_1 0x00
#define CMIS_TX_BIAS_MUL_2 0x08
#define CMIS_TX_BIAS_MUL_4 0x10
/* Signal integrity controls */
#define CMIS_SIG_INTEG_TX_OFFSET 0xA1
#define CMIS_SIG_INTEG_RX_OFFSET 0xA2
/* CDB Messaging Support Advertisement */
#define CMIS_CDB_ADVER_OFFSET 0xA3
#define CMIS_CDB_ADVER_INSTANCES_MASK 0xC0
#define CMIS_CDB_ADVER_MODE_MASK 0x20
#define CMIS_CDB_ADVER_EPL_MASK 0x0F
#define CMIS_CDB_ADVER_RW_LEN_OFFSET 0xA4
#define CMIS_CDB_ADVER_TRIGGER_OFFSET 0xA5
#define CMIS_CDB_ADVER_TRIGGER_MASK 0x80
/*-----------------------------------------------------------------------
* Upper Memory Page 0x02: Optional Page that informs about module-defined
* thresholds for module-level and lane-specific threshold crossing monitors.
*/
/* Module-Level Monitor Thresholds (Page 2) */
#define CMIS_TEMP_HALRM_OFFSET 0x80
#define CMIS_TEMP_LALRM_OFFSET 0x82
#define CMIS_TEMP_HWARN_OFFSET 0x84
#define CMIS_TEMP_LWARN_OFFSET 0x86
#define CMIS_VCC_HALRM_OFFSET 0x88
#define CMIS_VCC_LALRM_OFFSET 0x8A
#define CMIS_VCC_HWARN_OFFSET 0x8C
#define CMIS_VCC_LWARN_OFFSET 0x8E
/* Lane-Related Monitor Thresholds (Page 2) */
#define CMIS_TX_PWR_HALRM_OFFSET 0xB0
#define CMIS_TX_PWR_LALRM_OFFSET 0xB2
#define CMIS_TX_PWR_HWARN_OFFSET 0xB4
#define CMIS_TX_PWR_LWARN_OFFSET 0xB6
#define CMIS_TX_BIAS_HALRM_OFFSET 0xB8
#define CMIS_TX_BIAS_LALRM_OFFSET 0xBA
#define CMIS_TX_BIAS_HWARN_OFFSET 0xBC
#define CMIS_TX_BIAS_LWARN_OFFSET 0xBE
#define CMIS_RX_PWR_HALRM_OFFSET 0xC0
#define CMIS_RX_PWR_LALRM_OFFSET 0xC2
#define CMIS_RX_PWR_HWARN_OFFSET 0xC4
#define CMIS_RX_PWR_LWARN_OFFSET 0xC6
void cmis_show_all_ioctl(const __u8 *id);
int cmis_show_all_nl(struct cmd_context *ctx);
#endif /* CMIS_H__ */
|
