File: while_false.vhdl

package info (click to toggle)
fauhdlc 20110812-1
  • links: PTS
  • area: main
  • in suites: wheezy
  • size: 2,820 kB
  • sloc: cpp: 23,178; ansic: 6,046; yacc: 824; lex: 759; makefile: 602; python: 461; xml: 403; sh: 61
file content (27 lines) | stat: -rw-r--r-- 862 bytes parent folder | download | duplicates (4)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
-- $Id: while_false.vhdl 4326 2009-01-27 14:37:19Z potyra $ 

-- test a for while loop with a constant false condition.
-- this will "only" produce a warning, so it should be executed with -Werror

-- Copyright (C) 2008-2009 FAUmachine Team <info@faumachine.org>.
-- This program is free software. You can redistribute it and/or modify it
-- under the terms of the GNU General Public License, either version 2 of
-- the License, or (at your option) any later version. See COPYING.


entity test_bench is
end entity test_bench;

architecture test_bench_impl of test_bench is
begin
	p : process
	begin
		while 41 - 5 * 8 > 100 / (5 + 5) loop -- @ERROR@ While-loop will
			assert false report "cannot reach loop." severity
			failure;
		end loop;

		assert false report "simulation finished" severity note;
		wait;
	end process p;
end architecture test_bench_impl;