File: loop.vhdl

package info (click to toggle)
fauhdlc 20180504-1
  • links: PTS
  • area: main
  • in suites: buster
  • size: 2,840 kB
  • sloc: cpp: 23,188; ansic: 6,077; yacc: 3,764; lex: 763; makefile: 605; sh: 494; xml: 403
file content (24 lines) | stat: -rw-r--r-- 611 bytes parent folder | download | duplicates (3) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
 
-- $Id$ 

-- loop w.o. until clause

-- Copyright (C) 2009 FAUmachine Team <info@faumachine.org>.
-- This program is free software. You can redistribute it and/or modify it
-- under the terms of the GNU General Public License, either version 2 of
-- the License, or (at your option) any later version. See COPYING.

entity test_bench is
end entity test_bench;

architecture test_bench_impl of test_bench is
begin
	p : process
	begin
		loop
			assert false report "looping" severity note;
			exit;
		end loop;
		assert false report "simulation finished" severity note;
		wait;
	end process;
end test_bench_impl;