File: chip_intel_82443BX.src

package info (click to toggle)
faumachine 20100527-2
  • links: PTS
  • area: main
  • in suites: squeeze
  • size: 53,836 kB
  • ctags: 20,552
  • sloc: ansic: 179,550; asm: 3,645; makefile: 3,611; perl: 2,103; sh: 1,529; python: 600; xml: 563; lex: 210; vhdl: 204
file content (91 lines) | stat: -rw-r--r-- 1,869 bytes parent folder | download
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
#
# $Id: chip_intel_82443BX.src,v 1.4 2009-02-26 16:27:23 potyra Exp $
#
# Copyright (C) 2008-2009 FAUmachine Team <info@faumachine.org>.
# This program is free software. You can redistribute it and/or modify it
# under the terms of the GNU General Public License, either version 2 of
# the License, or (at your option) any later version. See COPYING.

[options]
wordswap=yes
rotate_labels=no
sort_labels=no
generate_pinseq=no
sym_width=3100
pinwidthvertical=200
pinwidthhorizontal=200

[geda_attr]
version=20080723
name=Intel 82443BX
device=chip_intel_82443BX
refdes=U?
footprint=SO20
description=Northbridge
documentation=http://
author=Volkmar Sieh <Volkmar.Sieh@informatik.uni-erlangen.de>
numslots=0

[pins]
#-----------------------------------------------------
#pinnr	seq	type	style	posit.	net	label	
#-----------------------------------------------------
3	3	call	line	t		host_bus	host_bus_main
			spacer	t
			spacer	t
			spacer	t
			spacer	t
15	15	call	line	t		agp_bus	agp_bus_main
			spacer	t
			spacer	t
			spacer	t
			spacer	t
#
			spacer	r
			spacer	r
			spacer	r
			spacer	r
			spacer	r
			spacer	r
			spacer	r
			spacer	r
			spacer	r
			spacer	r
			spacer	r
			spacer	r
			spacer	r
			spacer	r
			spacer	r
1	1	in	line	r		power	boolean
			spacer	r
			spacer	r
#
2	2	in	line	b		reset#	boolean
			spacer	b
			spacer	b
13	13	call	line	b		pci_bus	pci_bus_main
			spacer	b
			spacer	b
14	14	call	clk	b		idsel	pci_bus_idsel
			spacer	b
			spacer	b
16	16	call	clk	b		gidsel	pci_bus_idsel
#
			spacer	l
			spacer	l
12	12	call	line	l		mem	mem_bus_main
			spacer	l
			spacer	l
4	4	call	line	l		mem_cs0	cs
5	5	call	line	l		mem_cs1	cs
			spacer	l
6	6	call	line	l		mem_cs2	cs
7	7	call	line	l		mem_cs3	cs
			spacer	l
8	8	call	line	l		mem_cs4	cs
9	9	call	line	l		mem_cs5	cs
			spacer	l
10	10	call	line	l		mem_cs6	cs
11	11	call	line	l		mem_cs7	cs
			spacer	l
			spacer	l