File: misc_pci_control.c

package info (click to toggle)
faumachine 20100527-2
  • links: PTS
  • area: main
  • in suites: squeeze
  • size: 53,836 kB
  • ctags: 20,552
  • sloc: ansic: 179,550; asm: 3,645; makefile: 3,611; perl: 2,103; sh: 1,529; python: 600; xml: 563; lex: 210; vhdl: 204
file content (373 lines) | stat: -rw-r--r-- 9,657 bytes parent folder | download | duplicates (2)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
/*
 * $Id: misc_pci_control.c,v 1.12 2010-04-06 11:28:02 potyra Exp $
 *
 * Copyright (C) 2003-2010 FAUmachine Team <info@faumachine.org>.
 * This program is free software. You can redistribute it and/or modify it
 * under the terms of the GNU General Public License, either version 2 of
 * the License, or (at your option) any later version. See COPYING.
 */

#include "config.h"
#include <assert.h>
#include <stdio.h>
#include <stdlib.h>
#include <stdint.h>

#include "misc_pci_control.h"

#define COMP_(x) misc_pci_control_ ## x

struct cpssp {
	struct sig_std_logic *port_reg_out_xx0_0;
	struct sig_std_logic *port_reg_out_xx0_1;
	struct sig_std_logic *port_reg_out_xx0_2;
	struct sig_std_logic *port_reg_out_xx0_3;
	struct sig_std_logic *port_reg_out_xx0_4;
	struct sig_std_logic *port_reg_out_xx0_5;
	struct sig_std_logic *port_reg_out_xx0_6;
	struct sig_std_logic *port_reg_out_xx0_7;
	struct sig_std_logic *port_reg_out_xx1_0;
	struct sig_std_logic *port_reg_out_xx1_1;
	struct sig_std_logic *port_reg_out_xx1_2;
	struct sig_std_logic *port_reg_out_xx1_3;
	struct sig_std_logic *port_reg_out_xx1_4;
	struct sig_std_logic *port_reg_out_xx1_5;
	struct sig_std_logic *port_reg_out_xx1_6;
	struct sig_std_logic *port_reg_out_xx1_7;
	struct sig_pci_bus *port_pci;
	uint32_t state_conf_addr;
	unsigned char state_conf_status_io;
	unsigned char state_io_reg_xx0;
	unsigned char state_io_reg_xx1;
};

/* check if our io address is used.
 * @return -1 if io is disabled or out of range,
 * 	   otherwise the local address part is returned.
 */
static int
COMP_(pci_check_io_addr)(struct cpssp *cpssp, uint32_t addr)
{
	if (! cpssp->state_conf_status_io) {
		return -1;
	}

	if ((addr & (~0xF)) != cpssp->state_conf_addr) {
		return -1;
	}

	return addr & 0xF;
}

static int
COMP_(pci_ior)(void *_cpssp, uint32_t addr, unsigned int bs, uint32_t *valp)
{
	struct cpssp *cpssp = (struct cpssp *)_cpssp;
	int local_addr;

	local_addr = COMP_(pci_check_io_addr)(cpssp, addr);
	switch (local_addr) {
	case -1:
		return -1;
		
	case 0:
		*valp = cpssp->state_io_reg_xx0 
		      | cpssp->state_io_reg_xx1 << 8;
		/* fall through */

	default:
		return 0;
	}

	/* not reached */
	return 0;
}

static int
COMP_(bool_2_std)(int bv)
{
	return bv ? SIG_STD_LOGIC_1 : SIG_STD_LOGIC_0;
}

static void
COMP_(update_reg_out)(struct cpssp *cpssp)
{
	sig_std_logic_set(cpssp->port_reg_out_xx0_0, cpssp,
		COMP_(bool_2_std)(cpssp->state_io_reg_xx0 & 1 << 0));
	sig_std_logic_set(cpssp->port_reg_out_xx0_1, cpssp,
		COMP_(bool_2_std)(cpssp->state_io_reg_xx0 & 1 << 1));
	sig_std_logic_set(cpssp->port_reg_out_xx0_2, cpssp,
		COMP_(bool_2_std)(cpssp->state_io_reg_xx0 & 1 << 2));
	sig_std_logic_set(cpssp->port_reg_out_xx0_3, cpssp,
		COMP_(bool_2_std)(cpssp->state_io_reg_xx0 & 1 << 3));
	sig_std_logic_set(cpssp->port_reg_out_xx0_4, cpssp,
		COMP_(bool_2_std)(cpssp->state_io_reg_xx0 & 1 << 4));
	sig_std_logic_set(cpssp->port_reg_out_xx0_5, cpssp,
		COMP_(bool_2_std)(cpssp->state_io_reg_xx0 & 1 << 5));
	sig_std_logic_set(cpssp->port_reg_out_xx0_6, cpssp,
		COMP_(bool_2_std)(cpssp->state_io_reg_xx0 & 1 << 6));
	sig_std_logic_set(cpssp->port_reg_out_xx0_7, cpssp,
		COMP_(bool_2_std)(cpssp->state_io_reg_xx0 & 1 << 7));

	sig_std_logic_set(cpssp->port_reg_out_xx1_0, cpssp,
		COMP_(bool_2_std)(cpssp->state_io_reg_xx1 & 1 << 0));
	sig_std_logic_set(cpssp->port_reg_out_xx1_1, cpssp,
		COMP_(bool_2_std)(cpssp->state_io_reg_xx1 & 1 << 1));
	sig_std_logic_set(cpssp->port_reg_out_xx1_2, cpssp,
		COMP_(bool_2_std)(cpssp->state_io_reg_xx1 & 1 << 2));
	sig_std_logic_set(cpssp->port_reg_out_xx1_3, cpssp,
		COMP_(bool_2_std)(cpssp->state_io_reg_xx1 & 1 << 3));
	sig_std_logic_set(cpssp->port_reg_out_xx1_4, cpssp,
		COMP_(bool_2_std)(cpssp->state_io_reg_xx1 & 1 << 4));
	sig_std_logic_set(cpssp->port_reg_out_xx1_5, cpssp,
		COMP_(bool_2_std)(cpssp->state_io_reg_xx1 & 1 << 5));
	sig_std_logic_set(cpssp->port_reg_out_xx1_6, cpssp,
		COMP_(bool_2_std)(cpssp->state_io_reg_xx1 & 1 << 6));
	sig_std_logic_set(cpssp->port_reg_out_xx1_7, cpssp,
		COMP_(bool_2_std)(cpssp->state_io_reg_xx1 & 1 << 7));
}

static int
COMP_(pci_iow)(void *_cpssp, uint32_t addr, unsigned int bs, uint32_t val)
{
	struct cpssp *cpssp = (struct cpssp *)_cpssp;
	int local_addr;

	local_addr = COMP_(pci_check_io_addr)(cpssp, addr);
	switch (local_addr) {
	case -1:
		return -1;
		
	case 0:
		if ((bs & 1) == 1) {
			cpssp->state_io_reg_xx0 = val & 0xff;
		}
		if ((bs & 2) == 2) {
			cpssp->state_io_reg_xx1 = (val >> 8) & 0xff;

		}

		COMP_(update_reg_out)(cpssp);
		/* fall through */
	
	default:
		return 0;
	}

	/* not reached */
	return 0;
}

static int
COMP_(pci_c0r)(void *_cpssp, uint32_t addr, unsigned int bs, uint32_t *valp)
{
	struct cpssp *cpssp = (struct cpssp *)_cpssp;

	if ((addr & 3) != 0) {
		return -1;
	}

	switch (addr & 0xff) {
	case 0x0:
		*valp = 0xdeadbeaf;
		break;

	case 0x4:
		*valp = cpssp->state_conf_status_io || 1 << 25;
		break;

	case 0x8:
		*valp = 1 << 16 | 1 << 26;
		break;

	case 0x0c:
		*valp = 0;
		break;

	case 0x10:
		*valp = cpssp->state_conf_addr | 1 << 0;
		break;

	default:
		*valp = 0;
		break;
	}

	return 0;
}

static int
COMP_(pci_c0w)(void *_cpssp, uint32_t addr, unsigned int bs, uint32_t val)
{
	struct cpssp *cpssp = (struct cpssp *)_cpssp;

	if ((addr & 3) != 0) {
		return -1;
	}

	switch (addr & 0xff) {
	case 0x04:
		if (bs & 1) {
			cpssp->state_conf_status_io = val & 1;
		}
		break;
	
	case 0x10:
		/* bits 0-3 are hardwired */
		val &= ~0xf;

		if (bs & 1) {
			cpssp->state_conf_addr &= ~0xff;
			cpssp->state_conf_addr |= val & 0xff;
		}

		if (bs & 2) {
			cpssp->state_conf_addr &= ~0xff00;
			cpssp->state_conf_addr |= val & 0xff00;
		}

		if (bs & 4) {
			cpssp->state_conf_addr &= ~0xff0000;
			cpssp->state_conf_addr |= val & 0xff0000;
		}

		if (bs & 8) {
			cpssp->state_conf_addr &= ~0xff000000;
			cpssp->state_conf_addr |= val & 0xff000000;
		}
		break;

	default:
		break;
	}

	return 0;
}

static void
COMP_(pci_reset_n_set)(void *_cpssp, unsigned int val)
{
	struct cpssp *cpssp = (struct cpssp *)_cpssp;
	if (! val) {
		cpssp->state_conf_addr = 0;
		cpssp->state_conf_status_io = 0;
		cpssp->state_io_reg_xx0 = 0;
		cpssp->state_io_reg_xx1 = 0;
		COMP_(update_reg_out)(cpssp);
	}
}

void *
COMP_(create)(
	const char *name,
	struct sig_manage *manage,
	struct sig_pci_bus *port_pci,
	struct sig_std_logic *port_reg_out_xx0_0,
	struct sig_std_logic *port_reg_out_xx0_1,
	struct sig_std_logic *port_reg_out_xx0_2,
	struct sig_std_logic *port_reg_out_xx0_3,
	struct sig_std_logic *port_reg_out_xx0_4,
	struct sig_std_logic *port_reg_out_xx0_5,
	struct sig_std_logic *port_reg_out_xx0_6,
	struct sig_std_logic *port_reg_out_xx0_7,
	struct sig_std_logic *port_reg_out_xx1_0,
	struct sig_std_logic *port_reg_out_xx1_1,
	struct sig_std_logic *port_reg_out_xx1_2,
	struct sig_std_logic *port_reg_out_xx1_3,
	struct sig_std_logic *port_reg_out_xx1_4,
	struct sig_std_logic *port_reg_out_xx1_5,
	struct sig_std_logic *port_reg_out_xx1_6,
	struct sig_std_logic *port_reg_out_xx1_7
)
{
	static const struct sig_pci_bus_main_funcs pci_main_funcs = {
		.ior = COMP_(pci_ior),
		.iow = COMP_(pci_iow)
	};
	static const struct sig_pci_bus_idsel_funcs pci_idsel_funcs = {
		.c0r = COMP_(pci_c0r),
		.c0w = COMP_(pci_c0w)
	};
	static const struct sig_boolean_funcs pci_n_reset_funcs = {
		.set = COMP_(pci_reset_n_set)
	};

	struct cpssp *cpssp;

	cpssp = malloc(sizeof(*cpssp));
	assert(cpssp);

	/* Call */
	/* Out */
	cpssp->port_pci = port_pci;

	cpssp->port_reg_out_xx0_0 = port_reg_out_xx0_0;
	sig_std_logic_connect_out(port_reg_out_xx0_0, cpssp, 0);

	cpssp->port_reg_out_xx0_1 = port_reg_out_xx0_1;
	sig_std_logic_connect_out(port_reg_out_xx0_1, cpssp, 0);

	cpssp->port_reg_out_xx0_2 = port_reg_out_xx0_2;
	sig_std_logic_connect_out(port_reg_out_xx0_2, cpssp, 0);

	cpssp->port_reg_out_xx0_3 = port_reg_out_xx0_3;
	sig_std_logic_connect_out(port_reg_out_xx0_3, cpssp, 0);

	cpssp->port_reg_out_xx0_4 = port_reg_out_xx0_4;
	sig_std_logic_connect_out(port_reg_out_xx0_4, cpssp, 0);

	cpssp->port_reg_out_xx0_5 = port_reg_out_xx0_5;
	sig_std_logic_connect_out(port_reg_out_xx0_5, cpssp, 0);

	cpssp->port_reg_out_xx0_6 = port_reg_out_xx0_6;
	sig_std_logic_connect_out(port_reg_out_xx0_6, cpssp, 0);

	cpssp->port_reg_out_xx0_7 = port_reg_out_xx0_7;
	sig_std_logic_connect_out(port_reg_out_xx0_7, cpssp, 0);

	cpssp->port_reg_out_xx1_0 = port_reg_out_xx1_0;
	sig_std_logic_connect_out(port_reg_out_xx1_0, cpssp, 0);

	cpssp->port_reg_out_xx1_1 = port_reg_out_xx1_1;
	sig_std_logic_connect_out(port_reg_out_xx1_1, cpssp, 0);

	cpssp->port_reg_out_xx1_2 = port_reg_out_xx1_2;
	sig_std_logic_connect_out(port_reg_out_xx1_2, cpssp, 0);

	cpssp->port_reg_out_xx1_3 = port_reg_out_xx1_3;
	sig_std_logic_connect_out(port_reg_out_xx1_3, cpssp, 0);

	cpssp->port_reg_out_xx1_4 = port_reg_out_xx1_4;
	sig_std_logic_connect_out(port_reg_out_xx1_4, cpssp, 0);

	cpssp->port_reg_out_xx1_5 = port_reg_out_xx1_5;
	sig_std_logic_connect_out(port_reg_out_xx1_5, cpssp, 0);

	cpssp->port_reg_out_xx1_6 = port_reg_out_xx1_6;
	sig_std_logic_connect_out(port_reg_out_xx1_6, cpssp, 0);

	cpssp->port_reg_out_xx1_7 = port_reg_out_xx1_7;
	sig_std_logic_connect_out(port_reg_out_xx1_7, cpssp, 0);

	/* In */
	cpssp->state_conf_addr = 0;
	cpssp->state_conf_status_io = 0;
	cpssp->state_io_reg_xx0 = 0;
	cpssp->state_io_reg_xx1 = 0;

	sig_pci_bus_main_connect(port_pci->main, cpssp, &pci_main_funcs);
	sig_pci_bus_idsel_connect(port_pci->idsel, cpssp, &pci_idsel_funcs);
	sig_boolean_connect_in(port_pci->n_reset, cpssp, &pci_n_reset_funcs);

	return cpssp;
}

void
COMP_(destroy)(void *_cpssp)
{
	struct cpssp *cpssp = _cpssp;

	/* FIXME */

	free(cpssp);
}