File: red_pitaya.src

package info (click to toggle)
faumachine 20180503-4
  • links: PTS
  • area: main
  • in suites: buster
  • size: 61,272 kB
  • sloc: ansic: 272,290; makefile: 6,199; asm: 4,251; sh: 3,022; perl: 886; xml: 563; pascal: 311; lex: 214; vhdl: 204
file content (79 lines) | stat: -rw-r--r-- 2,580 bytes parent folder | download
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
#
# Copyright (C) 2016 FAUmachine Team <info@faumachine.org>.
# This program is free software. You can redistribute it and/or modify it
# under the terms of the GNU General Public License, either version 2 of
# the License, or (at your option) any later version. See COPYING.
#

[options]
wordswap=yes
rotate_labels=no
sort_labels=no
generate_pinseq=no
sym_width=300
pinwidthvertical=200
pinwidthhorizontal=200

[geda_attr]
version=20161124
name=red_pitaya
device=red_pitaya
refdes=U?
footprint=SO20
description=Red_Pitaya
documentation=http://
author=Volkmar Sieh <Volkmar.Sieh@fau.de>
numslots=0

[pins]
#-----------------------------------------------------
#pinnr  seq     type    style   posit.  net     label   
#-----------------------------------------------------
1	1	in	line	t		voltage_1	std_logic
2	2	in	line	t		voltage_2	std_logic
3	3	in	line	t		voltage_3	std_logic
4	4	in	line	t		voltage_4	std_logic
5	5	in	line	t		voltage_5	std_logic
6	6	in	line	t		voltage_6	std_logic
7	7	in	line	t		voltage_7	std_logic
8	8	in	line	t		voltage_8	std_logic
9	9	in	line	t		voltage_9	std_logic
10	10	in	line	t		voltage_10	std_logic
11	11	in	line	t		digi_1	std_logic
12	12	in	line	t		digi_2	std_logic
13	13	in	line	t		digi_3	std_logic
14	14	in	line	t		digi_4	std_logic
15	15	in	line	t		digi_5	std_logic
16	16	in	line	t		digi_6	std_logic
17	17	in	line	t		digi_7	std_logic
18	18	in	line	t		digi_8	std_logic
19	19	in	line	t		digi_9	std_logic
20	20	in	line	t		digi_10	std_logic
21	21	in	line	t		sample_rate_gui_sim	integer
22	22	in	line	t		sample_rate_sim_gui	integer
23	23	in	line	t		sec_div_gui_sim	integer
24	24	in	line	t		sec_div_sim_gui	integer
25	25	in	line	t		volt_div_gui_sim	integer
26	26	in	line	t		volt_div_sim_gui	integer
27	27	in	line	t		channel_select	integer
28	28	in	line	t		trigger_sim_gui	integer
29	29	in	line	t		trigger_gui_sim	integer
30	30	in	line	t		vert_offset_sim_gui	integer
31	31	in	line	t		vert_offset_gui_sim	integer
32	32	out	line	t		monitor	opt_rgb
33	33	in	line	t		vcc	std_logic
34	34	in	line	t		gnd	std_logic	
35	35	in	line	t		start	std_logic
36	36	in	line	t		stop	std_logic	
37	37	in	line	t		scroll_left	std_logic
38	38	in	line	t		scroll_right	std_logic	
39	39	in	line	t		export	std_logic
40	40	in	line	t		trigger_channel_gui_sim	integer
41	41	in	line	t		trigger_channel_sim_gui	integer
42	42	in	line	t		trigger_edge_gui_sim	integer
43	43	in	line	t		trigger_edge_sim_gui	integer
44	44	in	line	t		trigger_level_gui_sim	integer
45	45	in	line	t		trigger_level_sim_gui	integer	
46	46	in	line	t		amp_div_gui_sim	integer
47	47	in	line	t		amp_div_sim_gui	integer