1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
|
#ifndef ARCH_SPARC_H
#define ARCH_SPARC_H
#define FIO_ARCH (arch_sparc)
#ifndef __NR_ioprio_set
#define __NR_ioprio_set 196
#define __NR_ioprio_get 218
#endif
#ifndef __NR_fadvise64
#define __NR_fadvise64 209
#endif
#ifndef __NR_sys_splice
#define __NR_sys_splice 232
#define __NR_sys_tee 280
#define __NR_sys_vmsplice 25
#endif
#define nop do { } while (0)
#define read_barrier() __asm__ __volatile__ ("" : : : "memory")
#define write_barrier() __asm__ __volatile__ ("" : : : "memory")
#endif
|
