1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
|
#ifndef ARCH_H
#define ARCH_H
#ifdef __cplusplus
#include <atomic>
#else
#include <stdatomic.h>
#endif
#include "../lib/types.h"
enum {
arch_x86_64 = 1,
arch_x86,
arch_ppc,
arch_ia64,
arch_s390,
arch_alpha,
arch_sparc,
arch_sparc64,
arch_arm,
arch_sh,
arch_hppa,
arch_mips,
arch_aarch64,
arch_loongarch64,
arch_riscv64,
arch_generic,
arch_nr,
};
enum {
ARCH_FLAG_1 = 1 << 0,
ARCH_FLAG_2 = 1 << 1,
ARCH_FLAG_3 = 1 << 2,
ARCH_FLAG_4 = 1 << 3,
};
extern unsigned long arch_flags;
#define ARCH_CPU_CLOCK_WRAPS
#ifdef __cplusplus
#define atomic_add(p, v) \
std::atomic_fetch_add(p, (v))
#define atomic_sub(p, v) \
std::atomic_fetch_sub(p, (v))
#define atomic_load_relaxed(p) \
std::atomic_load_explicit(p, \
std::memory_order_relaxed)
#define atomic_load_acquire(p) \
std::atomic_load_explicit(p, \
std::memory_order_acquire)
#define atomic_store_relaxed(p, v) \
std::atomic_store_explicit((p), (v), std::memory_order_relaxed)
#define atomic_store_release(p, v) \
std::atomic_store_explicit(p, (v), \
std::memory_order_release)
#else
#define atomic_add(p, v) \
atomic_fetch_add((_Atomic typeof(*(p)) *)(p), v)
#define atomic_sub(p, v) \
atomic_fetch_sub((_Atomic typeof(*(p)) *)(p), v)
#define atomic_load_relaxed(p) \
atomic_load_explicit((_Atomic typeof(*(p)) *)(p), \
memory_order_relaxed)
#define atomic_load_acquire(p) \
atomic_load_explicit((_Atomic typeof(*(p)) *)(p), \
memory_order_acquire)
#define atomic_store_relaxed(p, v) \
atomic_store_explicit((_Atomic typeof(*(p)) *)(p), (v), \
memory_order_relaxed)
#define atomic_store_release(p, v) \
atomic_store_explicit((_Atomic typeof(*(p)) *)(p), (v), \
memory_order_release)
#endif
/* IWYU pragma: begin_exports */
#if defined(__i386__)
#include "arch-x86.h"
#elif defined(__x86_64__)
#include "arch-x86_64.h"
#elif defined(__powerpc__) || defined(__powerpc64__) || defined(__ppc__)
#include "arch-ppc.h"
#elif defined(__ia64__)
#include "arch-ia64.h"
#elif defined(__alpha__)
#include "arch-alpha.h"
#elif defined(__s390x__) || defined(__s390__)
#include "arch-s390.h"
#elif defined(__sparc__)
#include "arch-sparc.h"
#elif defined(__sparc64__)
#include "arch-sparc64.h"
#elif defined(__arm__)
#include "arch-arm.h"
#elif defined(__mips__) || defined(__mips64__)
#include "arch-mips.h"
#elif defined(__sh__)
#include "arch-sh.h"
#elif defined(__hppa__)
#include "arch-hppa.h"
#elif defined(__aarch64__)
#include "arch-aarch64.h"
#elif defined(__loongarch64)
#include "arch-loongarch64.h"
#elif defined(__riscv) && __riscv_xlen == 64
#include "arch-riscv64.h"
#else
#warning "Unknown architecture, attempting to use generic model."
#include "arch-generic.h"
#endif
#if !defined(__x86_64__) && defined(CONFIG_SYNC_SYNC)
static inline void tsc_barrier(void)
{
__sync_synchronize();
}
#endif
#include "../lib/ffz.h"
/* IWYU pragma: end_exports */
#ifndef ARCH_HAVE_INIT
static inline int arch_init(char *envp[])
{
return 0;
}
#endif
#ifdef __alpha__
/*
* alpha is the only exception, all other architectures
* have common numbers for new system calls.
*/
# ifndef __NR_io_uring_setup
# define __NR_io_uring_setup 535
# endif
# ifndef __NR_io_uring_enter
# define __NR_io_uring_enter 536
# endif
# ifndef __NR_io_uring_register
# define __NR_io_uring_register 537
# endif
#else /* !__alpha__ */
# ifndef __NR_io_uring_setup
# define __NR_io_uring_setup 425
# endif
# ifndef __NR_io_uring_enter
# define __NR_io_uring_enter 426
# endif
# ifndef __NR_io_uring_register
# define __NR_io_uring_register 427
# endif
#endif
#define ARCH_HAVE_IOURING
#endif
|
