File: lut_cascade.v

package info (click to toggle)
fpga-icestorm 0~20160913git266e758-3
  • links: PTS, VCS
  • area: main
  • in suites: stretch
  • size: 3,628 kB
  • ctags: 1,871
  • sloc: python: 15,333; cpp: 3,356; sh: 1,598; ansic: 531; makefile: 417
file content (23 lines) | stat: -rw-r--r-- 319 bytes parent folder | download | duplicates (5) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
 
module top (input a, b, c, d, e, f, g, output y);
	wire cascade;

	SB_LUT4 #(
		.LUT_INIT(16'b 1100_1100_1100_1010)
	) src_lut (
		.O(cascade),
		.I0(a),
		.I1(b),
		.I2(c),
		.I3(d)
	);

	SB_LUT4 #(
		.LUT_INIT(16'b 1000_0100_0010_0001)
	) dst_lut (
		.O(y),
		.I0(e),
		.I1(f),
		.I2(cascade),
		.I3(g)
	);
endmodule