1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
|
/* Test forcing 128-bit logical types into GPR registers. */
#if defined(NO_ASM)
#define FORCE_REG1(X)
#define FORCE_REG2(X,Y)
#else
#if defined(USE_ALTIVEC)
#define REG_CLASS "+v"
#define PRINT_REG1 "# altivec reg %0"
#define PRINT_REG2 "# altivec reg %0, %1"
#elif defined(USE_FPR)
#define REG_CLASS "+d"
#define PRINT_REG1 "# fpr reg %0"
#define PRINT_REG2 "# fpr reg %0, %1"
#elif defined(USE_VSX)
#define REG_CLASS "+wa"
#define PRINT_REG1 "# vsx reg %x0"
#define PRINT_REG2 "# vsx reg %x0, %x1"
#else
#define REG_CLASS "+r"
#define PRINT_REG1 "# gpr reg %0"
#define PRINT_REG2 "# gpr reg %0, %1"
#endif
#define FORCE_REG1(X) __asm__ (PRINT_REG1 : REG_CLASS (X))
#define FORCE_REG2(X,Y) __asm__ (PRINT_REG2 : REG_CLASS (X), REG_CLASS (Y))
#endif
void ptr1 (TYPE *p)
{
TYPE a = p[1];
TYPE b = p[2];
TYPE c;
FORCE_REG2 (a, b);
c = a & b; /* AND */
FORCE_REG1 (c);
p[0] = c;
}
void ptr2 (TYPE *p)
{
TYPE a = p[1];
TYPE b = p[2];
TYPE c;
FORCE_REG2 (a, b);
c = a | b; /* OR */
FORCE_REG1 (c);
p[0] = c;
}
void ptr3 (TYPE *p)
{
TYPE a = p[1];
TYPE b = p[2];
TYPE c;
FORCE_REG2 (a, b);
c = a ^ b; /* XOR */
FORCE_REG1 (c);
p[0] = c;
}
void ptr4 (TYPE *p)
{
TYPE a = p[1];
TYPE b;
FORCE_REG1 (a);
b = ~a; /* NOR */
FORCE_REG1 (b);
p[0] = b;
}
void ptr5 (TYPE *p)
{
TYPE a = p[1];
TYPE b = p[2];
TYPE c;
FORCE_REG2 (a, b);
c = ~(a & b); /* NAND */
FORCE_REG1 (c);
p[0] = c;
}
void ptr6 (TYPE *p)
{
TYPE a = p[1];
TYPE b = p[2];
TYPE c;
FORCE_REG2 (a, b);
c = ~(a | b); /* AND */
FORCE_REG1 (c);
p[0] = c;
}
void ptr7 (TYPE *p)
{
TYPE a = p[1];
TYPE b = p[2];
TYPE c;
FORCE_REG2 (a, b);
c = ~(a ^ b); /* EQV */
FORCE_REG1 (c);
p[0] = c;
}
void ptr8 (TYPE *p)
{
TYPE a = p[1];
TYPE b = p[2];
TYPE c;
FORCE_REG2 (a, b);
c = (~a) & b; /* ANDC */
FORCE_REG1 (c);
p[0] = c;
}
void ptr9 (TYPE *p)
{
TYPE a = p[1];
TYPE b = p[2];
TYPE c;
FORCE_REG2 (a, b);
c = (~a) | b; /* ORC */
FORCE_REG1 (c);
p[0] = c;
}
void ptr10 (TYPE *p)
{
TYPE a = p[1];
TYPE b = p[2];
TYPE c;
FORCE_REG2 (a, b);
c = (~a) ^ b; /* EQV */
FORCE_REG1 (c);
p[0] = c;
}
void ptr11 (TYPE *p)
{
TYPE a = p[1];
TYPE b = p[2];
TYPE c;
FORCE_REG2 (a, b);
c = a & (~b); /* ANDC */
FORCE_REG1 (c);
p[0] = c;
}
void ptr12 (TYPE *p)
{
TYPE a = p[1];
TYPE b = p[2];
TYPE c;
FORCE_REG2 (a, b);
c = a | (~b); /* ORC */
FORCE_REG1 (c);
p[0] = c;
}
void ptr13 (TYPE *p)
{
TYPE a = p[1];
TYPE b = p[2];
TYPE c;
FORCE_REG2 (a, b);
c = a ^ (~b); /* AND */
FORCE_REG1 (c);
p[0] = c;
}
|
