File: direct-move-vector.c

package info (click to toggle)
gcc-arm-none-eabi 15%3A12.2.rel1-1
  • links: PTS, VCS
  • area: main
  • in suites: bookworm
  • size: 959,712 kB
  • sloc: cpp: 3,275,382; ansic: 2,061,766; ada: 840,956; f90: 208,513; makefile: 76,132; asm: 73,433; xml: 50,448; exp: 34,146; sh: 32,436; objc: 15,637; fortran: 14,012; python: 11,991; pascal: 6,787; awk: 4,779; perl: 3,054; yacc: 338; ml: 285; lex: 201; haskell: 122
file content (32 lines) | stat: -rw-r--r-- 765 bytes parent folder | download 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
 
/* { dg-do compile { target { powerpc*-*-linux* && lp64 } } } */
/* { dg-require-effective-target powerpc_p9vector_ok } */
/* { dg-options "-mdejagnu-cpu=power9 -O2" } */

/* Check code generation for direct move for long types.  */

void
test (vector double *p)
{
  vector double v1 = *p;
  vector double v2;
  vector double v3;
  vector double v4;

  /* Force memory -> FPR load.  */
  __asm__ (" # reg %x0" : "+d" (v1));

  /* force VSX -> GPR direct move.  */
  v2 = v1;
  __asm__ (" # reg %0" : "+r" (v2));

  /* Force GPR -> Altivec direct move.  */
  v3 = v2;
  __asm__ (" # reg %x0" : "+v" (v3));
  *p = v3;
}

/* { dg-final { scan-assembler "mfvsrd"  } } */
/* { dg-final { scan-assembler "mfvsrld" } } */
/* { dg-final { scan-assembler "mtvsrdd" } } */