1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
|
/* Verify that overloaded built-ins for vec_extract() with float
inputs produce the right code with a P7 (BE) target. */
/* { dg-do compile } */
/* { dg-require-effective-target powerpc_vsx_ok } */
/* { dg-options "-mdejagnu-cpu=power7 -O2 " } */
// targeting P7 (BE), 2 tests.
// P7 constants: xscvspdp
// P7 variables: li, addi, stxvd2x, rldic, addi, lfsx
/* { dg-final { scan-assembler-times {\mxscvspdp\M} 1 } } */
/* { dg-final { scan-assembler-times {\mli\M} 1 } } */
/* -m32 as an add in place of an addi. */
/* { dg-final { scan-assembler-times {\maddi\M|\madd\M} 2 { target lp64 } } } */
/* { dg-final { scan-assembler-times {\maddi\M|\madd\M} 3 { target ilp32 } } } */
/* { dg-final { scan-assembler-times {\mstxvd2x\M|\mstvx\M|\mstxv\M} 1 } } */
/* -m32 uses rlwinm in place of rldic */
/* { dg-final { scan-assembler-times {\mrldic\M|\mrlwinm\M} 1 } } */
/* -m32 has lfs in place of lfsx */
/* { dg-final { scan-assembler-times {\mlfsx\M|\mlfs\M} 1 } } */
#include <altivec.h>
float
testf_var (vector float vf2, signed int si)
{
return vec_extract (vf2, si);
}
float
testf_cst (vector float vf2)
{
return vec_extract (vf2, 12);
}
|
