1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
|
/* Verify that overloaded built-ins for vec_sl produce the right results. */
/* This test covers the shift left tests with the -fwrapv option. */
/* { dg-do compile } */
/* { dg-require-effective-target powerpc_altivec_ok } */
/* { dg-options "-maltivec -O2 -fwrapv" } */
#include <altivec.h>
vector signed char
testsl_signed_char (vector signed char x, vector unsigned char y)
{
return vec_sl (x, y);
}
vector unsigned char
testsl_unsigned_char (vector unsigned char x, vector unsigned char y)
{
return vec_sl (x, y);
}
vector signed short
testsl_signed_short (vector signed short x, vector unsigned short y)
{
return vec_sl (x, y);
}
vector unsigned short
testsl_unsigned_short (vector unsigned short x, vector unsigned short y)
{
return vec_sl (x, y);
}
vector signed int
testsl_signed_int (vector signed int x, vector unsigned int y)
{
return vec_sl (x, y);
}
vector unsigned int
testsl_unsigned_int (vector unsigned int x, vector unsigned int y)
{
return vec_sl (x, y);
}
/* { dg-final { scan-assembler-times "vslb" 2 } } */
/* { dg-final { scan-assembler-times "vslh" 2 } } */
/* { dg-final { scan-assembler-times "vslw" 2 } } */
|
