File: v1-core.xml

package info (click to toggle)
gdb-doc 10.1-1
  • links: PTS, VCS
  • area: non-free
  • in suites: bullseye
  • size: 237,684 kB
  • sloc: ansic: 1,939,544; asm: 342,614; exp: 164,373; cpp: 69,350; makefile: 58,777; sh: 25,051; yacc: 13,167; ada: 5,758; xml: 5,461; perl: 5,334; python: 4,759; pascal: 3,220; lisp: 1,575; tcl: 1,541; f90: 1,395; cs: 879; lex: 620; sed: 234; awk: 141; objc: 137; fortran: 62
file content (56 lines) | stat: -rw-r--r-- 1,864 bytes parent folder | download | duplicates (4)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
<?xml version="1.0"?>
<!-- Copyright (C) 2015-2020 Free Software Foundation, Inc.

     Copying and distribution of this file, with or without modification,
     are permitted in any medium without royalty provided the copyright
     notice and this notice are preserved.  -->

<!DOCTYPE target SYSTEM "gdb-target.dtd">
<feature name="org.gnu.gdb.arc.core">
  <reg name="r0"  bitsize="32"/>
  <reg name="r1"  bitsize="32"/>
  <reg name="r2"  bitsize="32"/>
  <reg name="r3"  bitsize="32"/>
  <reg name="r4"  bitsize="32"/>
  <reg name="r5"  bitsize="32"/>
  <reg name="r6"  bitsize="32"/>
  <reg name="r7"  bitsize="32"/>
  <reg name="r8"  bitsize="32"/>
  <reg name="r9"  bitsize="32"/>
  <reg name="r10" bitsize="32"/>
  <reg name="r11" bitsize="32"/>
  <reg name="r12" bitsize="32"/>
  <reg name="r13" bitsize="32"/>
  <reg name="r14" bitsize="32"/>
  <reg name="r15" bitsize="32"/>
  <reg name="r16" bitsize="32"/>
  <reg name="r17" bitsize="32"/>
  <reg name="r18" bitsize="32"/>
  <reg name="r19" bitsize="32"/>
  <reg name="r20" bitsize="32"/>
  <reg name="r21" bitsize="32"/>
  <reg name="r22" bitsize="32"/>
  <reg name="r23" bitsize="32"/>
  <reg name="r24" bitsize="32"/>
  <reg name="r25" bitsize="32"/>

  <!-- ARC core data pointer registers.  -->
  <reg name="gp"  bitsize="32" type="data_ptr"/>
  <reg name="fp"  bitsize="32" type="data_ptr"/>
  <reg name="sp"  bitsize="32" type="data_ptr"/>

  <!-- Code pointers.  -->
  <reg name="blink"  bitsize="32" type="code_ptr"/>

  <!-- Here goes extension core registers: r32 - r59 -->

  <!-- Loop counter.  -->
  <reg name="lp_count" bitsize="32" type="uint32"/>

  <!-- r61 is a reserved register address.  -->

  <!-- r62 is a long immediate value, not a real register.  -->

  <!-- 4-byte aligned read-only program counter.  -->
  <reg name="pcl" bitsize="32" type="code_ptr" group=""/>
</feature>