1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339
|
/* Native-dependent code for GNU/Linux RISC-V.
Copyright (C) 2018-2024 Free Software Foundation, Inc.
This file is part of GDB.
This program is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 3 of the License, or
(at your option) any later version.
This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
GNU General Public License for more details.
You should have received a copy of the GNU General Public License
along with this program. If not, see <http://www.gnu.org/licenses/>. */
#include "regcache.h"
#include "gregset.h"
#include "linux-nat.h"
#include "riscv-tdep.h"
#include "inferior.h"
#include "elf/common.h"
#include "nat/riscv-linux-tdesc.h"
#include <sys/ptrace.h>
/* Work around glibc header breakage causing ELF_NFPREG not to be usable. */
#ifndef NFPREG
# define NFPREG 33
#endif
/* RISC-V Linux native additions to the default linux support. */
class riscv_linux_nat_target final : public linux_nat_target
{
public:
/* Add our register access methods. */
void fetch_registers (struct regcache *regcache, int regnum) override;
void store_registers (struct regcache *regcache, int regnum) override;
/* Read suitable target description. */
const struct target_desc *read_description () override;
};
static riscv_linux_nat_target the_riscv_linux_nat_target;
/* Copy general purpose register REGNUM (or all gp regs if REGNUM == -1)
from regset GREGS into REGCACHE. */
static void
supply_gregset_regnum (struct regcache *regcache, const prgregset_t *gregs,
int regnum)
{
int i;
const elf_greg_t *regp = *gregs;
if (regnum == -1)
{
/* We only support the integer registers and PC here. */
for (i = RISCV_ZERO_REGNUM + 1; i < RISCV_PC_REGNUM; i++)
regcache->raw_supply (i, regp + i);
/* GDB stores PC in reg 32. Linux kernel stores it in reg 0. */
regcache->raw_supply (RISCV_PC_REGNUM, regp + 0);
/* Fill the inaccessible zero register with zero. */
regcache->raw_supply_zeroed (RISCV_ZERO_REGNUM);
}
else if (regnum == RISCV_ZERO_REGNUM)
regcache->raw_supply_zeroed (RISCV_ZERO_REGNUM);
else if (regnum > RISCV_ZERO_REGNUM && regnum < RISCV_PC_REGNUM)
regcache->raw_supply (regnum, regp + regnum);
else if (regnum == RISCV_PC_REGNUM)
regcache->raw_supply (RISCV_PC_REGNUM, regp + 0);
}
/* Copy all general purpose registers from regset GREGS into REGCACHE. */
void
supply_gregset (struct regcache *regcache, const prgregset_t *gregs)
{
supply_gregset_regnum (regcache, gregs, -1);
}
/* Copy floating point register REGNUM (or all fp regs if REGNUM == -1)
from regset FPREGS into REGCACHE. */
static void
supply_fpregset_regnum (struct regcache *regcache, const prfpregset_t *fpregs,
int regnum)
{
int flen = register_size (regcache->arch (), RISCV_FIRST_FP_REGNUM);
union
{
const prfpregset_t *fpregs;
const gdb_byte *buf;
}
fpbuf = { .fpregs = fpregs };
int i;
if (regnum == -1)
{
/* We only support the FP registers and FCSR here. */
for (i = RISCV_FIRST_FP_REGNUM;
i <= RISCV_LAST_FP_REGNUM;
i++, fpbuf.buf += flen)
regcache->raw_supply (i, fpbuf.buf);
regcache->raw_supply (RISCV_CSR_FCSR_REGNUM, fpbuf.buf);
}
else if (regnum >= RISCV_FIRST_FP_REGNUM && regnum <= RISCV_LAST_FP_REGNUM)
{
fpbuf.buf += flen * (regnum - RISCV_FIRST_FP_REGNUM);
regcache->raw_supply (regnum, fpbuf.buf);
}
else if (regnum == RISCV_CSR_FCSR_REGNUM)
{
fpbuf.buf += flen * (RISCV_LAST_FP_REGNUM - RISCV_FIRST_FP_REGNUM + 1);
regcache->raw_supply (RISCV_CSR_FCSR_REGNUM, fpbuf.buf);
}
}
/* Copy all floating point registers from regset FPREGS into REGCACHE. */
void
supply_fpregset (struct regcache *regcache, const prfpregset_t *fpregs)
{
supply_fpregset_regnum (regcache, fpregs, -1);
}
/* Copy general purpose register REGNUM (or all gp regs if REGNUM == -1)
from REGCACHE into regset GREGS. */
void
fill_gregset (const struct regcache *regcache, prgregset_t *gregs, int regnum)
{
elf_greg_t *regp = *gregs;
if (regnum == -1)
{
/* We only support the integer registers and PC here. */
for (int i = RISCV_ZERO_REGNUM + 1; i < RISCV_PC_REGNUM; i++)
regcache->raw_collect (i, regp + i);
regcache->raw_collect (RISCV_PC_REGNUM, regp + 0);
}
else if (regnum == RISCV_ZERO_REGNUM)
/* Nothing to do here. */
;
else if (regnum > RISCV_ZERO_REGNUM && regnum < RISCV_PC_REGNUM)
regcache->raw_collect (regnum, regp + regnum);
else if (regnum == RISCV_PC_REGNUM)
regcache->raw_collect (RISCV_PC_REGNUM, regp + 0);
}
/* Copy floating point register REGNUM (or all fp regs if REGNUM == -1)
from REGCACHE into regset FPREGS. */
void
fill_fpregset (const struct regcache *regcache, prfpregset_t *fpregs,
int regnum)
{
int flen = register_size (regcache->arch (), RISCV_FIRST_FP_REGNUM);
union
{
prfpregset_t *fpregs;
gdb_byte *buf;
}
fpbuf = { .fpregs = fpregs };
int i;
if (regnum == -1)
{
/* We only support the FP registers and FCSR here. */
for (i = RISCV_FIRST_FP_REGNUM;
i <= RISCV_LAST_FP_REGNUM;
i++, fpbuf.buf += flen)
regcache->raw_collect (i, fpbuf.buf);
regcache->raw_collect (RISCV_CSR_FCSR_REGNUM, fpbuf.buf);
}
else if (regnum >= RISCV_FIRST_FP_REGNUM && regnum <= RISCV_LAST_FP_REGNUM)
{
fpbuf.buf += flen * (regnum - RISCV_FIRST_FP_REGNUM);
regcache->raw_collect (regnum, fpbuf.buf);
}
else if (regnum == RISCV_CSR_FCSR_REGNUM)
{
fpbuf.buf += flen * (RISCV_LAST_FP_REGNUM - RISCV_FIRST_FP_REGNUM + 1);
regcache->raw_collect (RISCV_CSR_FCSR_REGNUM, fpbuf.buf);
}
}
/* Return a target description for the current target. */
const struct target_desc *
riscv_linux_nat_target::read_description ()
{
if (inferior_ptid == null_ptid)
return this->beneath ()->read_description ();
const struct riscv_gdbarch_features features
= riscv_linux_read_features (inferior_ptid.pid ());
return riscv_lookup_target_description (features);
}
/* Fetch REGNUM (or all registers if REGNUM == -1) from the target
into REGCACHE using PTRACE_GETREGSET. */
void
riscv_linux_nat_target::fetch_registers (struct regcache *regcache, int regnum)
{
int tid;
tid = get_ptrace_pid (regcache->ptid());
if ((regnum >= RISCV_ZERO_REGNUM && regnum <= RISCV_PC_REGNUM)
|| (regnum == -1))
{
struct iovec iov;
elf_gregset_t regs;
iov.iov_base = ®s;
iov.iov_len = sizeof (regs);
if (ptrace (PTRACE_GETREGSET, tid, NT_PRSTATUS,
(PTRACE_TYPE_ARG3) &iov) == -1)
perror_with_name (_("Couldn't get registers"));
else
supply_gregset_regnum (regcache, ®s, regnum);
}
if ((regnum >= RISCV_FIRST_FP_REGNUM
&& regnum <= RISCV_LAST_FP_REGNUM)
|| (regnum == RISCV_CSR_FCSR_REGNUM)
|| (regnum == -1))
{
struct iovec iov;
elf_fpregset_t regs;
iov.iov_base = ®s;
iov.iov_len = ELF_NFPREG * register_size (regcache->arch (),
RISCV_FIRST_FP_REGNUM);
gdb_assert (iov.iov_len <= sizeof (regs));
if (ptrace (PTRACE_GETREGSET, tid, NT_FPREGSET,
(PTRACE_TYPE_ARG3) &iov) == -1)
perror_with_name (_("Couldn't get registers"));
else
supply_fpregset_regnum (regcache, ®s, regnum);
}
if ((regnum == RISCV_CSR_MISA_REGNUM)
|| (regnum == -1))
{
/* TODO: Need to add a ptrace call for this. */
regcache->raw_supply_zeroed (RISCV_CSR_MISA_REGNUM);
}
/* Access to other CSRs has potential security issues, don't support them for
now. */
}
/* Store REGNUM (or all registers if REGNUM == -1) to the target
from REGCACHE using PTRACE_SETREGSET. */
void
riscv_linux_nat_target::store_registers (struct regcache *regcache, int regnum)
{
int tid;
tid = get_ptrace_pid (regcache->ptid ());
if ((regnum >= RISCV_ZERO_REGNUM && regnum <= RISCV_PC_REGNUM)
|| (regnum == -1))
{
struct iovec iov;
elf_gregset_t regs;
iov.iov_base = ®s;
iov.iov_len = sizeof (regs);
if (ptrace (PTRACE_GETREGSET, tid, NT_PRSTATUS,
(PTRACE_TYPE_ARG3) &iov) == -1)
perror_with_name (_("Couldn't get registers"));
else
{
fill_gregset (regcache, ®s, regnum);
if (ptrace (PTRACE_SETREGSET, tid, NT_PRSTATUS,
(PTRACE_TYPE_ARG3) &iov) == -1)
perror_with_name (_("Couldn't set registers"));
}
}
if ((regnum >= RISCV_FIRST_FP_REGNUM
&& regnum <= RISCV_LAST_FP_REGNUM)
|| (regnum == RISCV_CSR_FCSR_REGNUM)
|| (regnum == -1))
{
struct iovec iov;
elf_fpregset_t regs;
iov.iov_base = ®s;
iov.iov_len = ELF_NFPREG * register_size (regcache->arch (),
RISCV_FIRST_FP_REGNUM);
gdb_assert (iov.iov_len <= sizeof (regs));
if (ptrace (PTRACE_GETREGSET, tid, NT_FPREGSET,
(PTRACE_TYPE_ARG3) &iov) == -1)
perror_with_name (_("Couldn't get registers"));
else
{
fill_fpregset (regcache, ®s, regnum);
if (ptrace (PTRACE_SETREGSET, tid, NT_FPREGSET,
(PTRACE_TYPE_ARG3) &iov) == -1)
perror_with_name (_("Couldn't set registers"));
}
}
/* Access to CSRs has potential security issues, don't support them for
now. */
}
/* Initialize RISC-V Linux native support. */
void _initialize_riscv_linux_nat ();
void
_initialize_riscv_linux_nat ()
{
/* Register the target. */
linux_target = &the_riscv_linux_nat_target;
add_inf_child_target (&the_riscv_linux_nat_target);
}
|