1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
|
//Original:/testcases/core/c_dsp32mac_dr_a0_ih/c_dsp32mac_dr_a0_ih.dsp
// Spec Reference: dsp32mac dr a0 ih (integer mutiplication with high word extraction)
# mach: bfin
.include "testutils.inc"
start
A1 = A0 = 0;
// The result accumulated in A , and stored to a reg half
imm32 r0, 0xf3545abd;
imm32 r1, 0x7fbcfec7;
imm32 r2, 0xc7fff679;
imm32 r3, 0xd0799007;
imm32 r4, 0xefb79f69;
imm32 r5, 0xcd35700b;
imm32 r6, 0xe00c87fd;
imm32 r7, 0xf78e909f;
A1 = R1.L * R0.L, R0.L = ( A0 -= R1.L * R0.L ) (IH);
R1 = A0.w;
A1 = R2.L * R3.H, R2.L = ( A0 = R2.H * R3.L ) (IH);
R3 = A0.w;
A1 = R4.H * R5.L, R4.L = ( A0 += R4.H * R5.H ) (IH);
R5 = A0.w;
A1 = R6.H * R7.H, R6.L = ( A0 += R6.L * R7.H ) (IH);
R7 = A0.w;
CHECKREG r0, 0xF354006F;
CHECKREG r1, 0x006EF115;
CHECKREG r2, 0xC7FF187F;
CHECKREG r3, 0x187EE7F9;
CHECKREG r4, 0xEFB71BBA;
CHECKREG r5, 0x1BBA13DC;
CHECKREG r6, 0xE00C1FB0;
CHECKREG r7, 0x1FAF9D32;
// The result accumulated in A , and stored to a reg half (MNOP)
imm32 r0, 0xc5548abd;
imm32 r1, 0x9b5cfec7;
imm32 r2, 0xa9b55679;
imm32 r3, 0xb09b5007;
imm32 r4, 0xcfb9b5c9;
imm32 r5, 0x52359b5c;
imm32 r6, 0xe50c5098;
imm32 r7, 0x675e7509;
R0.L = ( A0 = R1.L * R0.L ) (IH);
R1 = A0.w;
R2.L = ( A0 += R2.L * R3.H ) (IH);
R3 = A0.w;
R4.L = ( A0 = R4.H * R5.L ) (IH);
R5 = A0.w;
R6.L = ( A0 -= R6.H * R7.H ) (IH);
R7 = A0.w;
CHECKREG r0, 0xC554008F;
CHECKREG r1, 0x008F5EEB;
CHECKREG r2, 0xA9B5E5BE;
CHECKREG r3, 0xE5BDEA2E;
CHECKREG r4, 0xCFB912FB;
CHECKREG r5, 0x12FAA97C;
CHECKREG r6, 0xE50C1DDD;
CHECKREG r7, 0x1DDCBB14;
// The result accumulated in A , and stored to a reg half (MNOP)
imm32 r0, 0x4b54babd;
imm32 r1, 0x12346ec7;
imm32 r2, 0xa4bbe679;
imm32 r3, 0x8abdb707;
imm32 r4, 0x9f4b7b69;
imm32 r5, 0xa234877b;
imm32 r6, 0xb00c4887;
imm32 r7, 0xc78ea4b8;
R0.L = ( A0 = R1.L * R0.L ) (IH);
R1 = A0.w;
R2.L = ( A0 -= R2.H * R3.L ) (IH);
R3 = A0.w;
R4.L = ( A0 = R4.H * R5.H ) (IH);
R5 = A0.w;
R6.L = ( A0 += R6.L * R7.H ) (IH);
R7 = A0.w;
CHECKREG r0, 0x4B54E207;
CHECKREG r1, 0xE2075EEB;
CHECKREG r2, 0xA4BBC803;
CHECKREG r3, 0xC80330CE;
CHECKREG r4, 0x9F4B236F;
CHECKREG r5, 0x236ED13C;
CHECKREG r6, 0xB00C1371;
CHECKREG r7, 0x1370FD1E;
// The result accumulated in A , and stored to a reg half
imm32 r0, 0x1a545abd;
imm32 r1, 0x42fcfec7;
imm32 r2, 0xc53f5679;
imm32 r3, 0x9c64f007;
imm32 r4, 0xafc7ec69;
imm32 r5, 0xd23c891b;
imm32 r6, 0xc00cc602;
imm32 r7, 0x678edc7e;
A1 = R1.L * R0.L (M), R2.L = ( A0 += R1.L * R0.L ) (IH);
R3 = A0.w;
A1 += R2.L * R3.H (M), R6.L = ( A0 = R2.H * R3.L ) (IH);
R7 = A0.w;
A1 += R4.H * R5.L (M), R4.L = ( A0 -= R4.H * R5.H ) (IH);
R5 = A0.w;
A1 = R6.H * R7.H (M), R0.L = ( A0 += R6.L * R7.H ) (IH);
R1 = A0.w;
CHECKREG r0, 0x1A54EEED;
CHECKREG r1, 0xEEED15DF;
CHECKREG r2, 0xC53F1302;
CHECKREG r3, 0x13020C09;
CHECKREG r4, 0xAFC7EEE5;
CHECKREG r5, 0xEEE57293;
CHECKREG r6, 0xC00CFD3D;
CHECKREG r7, 0xFD3CE337;
pass
|
