1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
|
//Original:/testcases/core/c_dsp32shift_lmix/c_dsp32shift_lmix.dsp
// Spec Reference: dsp32shift lshift: mix
# mach: bfin
.include "testutils.inc"
start
imm32 r4, 0x00000000;
imm32 r5, 0x00000000;
imm32 r6, 0x00000000;
imm32 r7, 0x00000000;
// lshift : positive data, count (+)=left (half reg)
imm32 r0, 0x00010001;
imm32 r1, 1;
imm32 r2, 0x00020002;
imm32 r3, 2;
R4.H = LSHIFT R0.H BY R1.L;
R4.L = LSHIFT R0.L BY R1.L; /* r4 = 0x00020002 */
R5.H = LSHIFT R2.H BY R3.L;
R5.L = LSHIFT R2.L BY R3.L; /* r5 = 0x00080008 */
R6 = LSHIFT R0 BY R1.L (V); /* r6 = 0x00020002 */
R7 = LSHIFT R2 BY R3.L (V); /* r7 = 0x00080008 */
CHECKREG r4, 0x00020002;
CHECKREG r5, 0x00080008;
CHECKREG r6, 0x00020002;
CHECKREG r7, 0x00080008;
// lshift : (full reg)
imm32 r1, 3;
imm32 r3, 4;
R6 = LSHIFT R0 BY R1.L; /* r6 = 0x00080010 */
R7 = LSHIFT R2 BY R3.L;
CHECKREG r6, 0x00080008; /* r7 = 0x00100010 */
CHECKREG r7, 0x00200020;
A0 = 0;
A0.L = R0.L;
A0.H = R0.H;
A0 = LSHIFT A0 BY R1.L; /* a0 = 0x00080008 */
R5 = A0.w; /* r5 = 0x00080008 */
CHECKREG r5, 0x00080008;
imm32 r4, 0x30000003;
imm32 r1, 1;
R6 = LSHIFT R4 BY R1.L; /* r5 = 0x60000006 */
imm32 r1, 2;
R7 = LSHIFT R4 BY R1.L; /* r5 = 0xc000000c like LSHIFT */
CHECKREG r6, 0x60000006;
CHECKREG r7, 0xc000000c;
// lshift : count (-)=right (half reg)
imm32 r0, 0x10001000;
imm32 r1, -1;
imm32 r2, 0x10001000;
imm32 r3, -2;
R4.H = LSHIFT R0.H BY R1.L;
R4.L = LSHIFT R0.L BY R1.L; /* r4 = 0x08000800 */
R5.H = LSHIFT R2.H BY R3.L;
R5.L = LSHIFT R2.L BY R3.L; /* r4 = 0x04000400 */
R6 = LSHIFT R0 BY R1.L (V); /* r4 = 0x08000800 */
R7 = LSHIFT R2 BY R3.L (V); /* r4 = 0x04000400 */
CHECKREG r4, 0x08000800;
CHECKREG r5, 0x04000400;
CHECKREG r6, 0x08000800;
CHECKREG r7, 0x04000400;
// lshift : (full reg)
imm32 r1, -3;
imm32 r3, -4;
R6 = LSHIFT R0 BY R1.L; /* r6 = 0x02000200 */
R7 = LSHIFT R2 BY R3.L; /* r7 = 0x01000100 */
CHECKREG r6, 0x02000200;
CHECKREG r7, 0x01000100;
// NEGATIVE
// lshift : NEGATIVE data, count (+)=left (half reg)
imm32 r0, 0xc00f800f;
imm32 r1, 1;
imm32 r2, 0xe00fe00f;
imm32 r3, 2;
R4.H = LSHIFT R0.H BY R1.L;
R4.L = LSHIFT R0.L BY R1.L; /* r4 = 0x801e001e */
R5.H = LSHIFT R2.H BY R3.L;
R5.L = LSHIFT R2.L BY R3.L; /* r4 = 0x803c803c */
CHECKREG r4, 0x801e001e;
CHECKREG r5, 0x803c803c;
imm32 r0, 0xc80fe00f;
imm32 r2, 0xe40fe00f;
imm32 r1, 4;
imm32 r3, 5;
R6 = LSHIFT R0 BY R1.L; /* r6 = 0x80fe00f0 */
R7 = LSHIFT R2 BY R3.L; /* r7 = 0x81fc01e0 */
CHECKREG r6, 0x80fe00f0;
CHECKREG r7, 0x81fc01e0;
imm32 r0, 0xf80fe00f;
imm32 r2, 0xfc0fe00f;
R6 = LSHIFT R0 BY R1.L; /* r6 = 0x80fe00f0 */
R7 = LSHIFT R2 BY R3.L; /* r7 = 0x81fc01e0 */
CHECKREG r6, 0x80fe00f0;
CHECKREG r7, 0x81fc01e0;
// lshift : NEGATIVE data, count (-)=right (half reg) Working ok
imm32 r0, 0x80f080f0;
imm32 r1, -1;
imm32 r2, 0x80f080f0;
imm32 r3, -2;
R4.H = LSHIFT R0.H BY R1.L;
R4.L = LSHIFT R0.L BY R1.L; /* r4 = 0x40784078 */
R5.H = LSHIFT R2.H BY R3.L;
R5.L = LSHIFT R2.L BY R3.L; /* r4 = 0x203c203c */
CHECKREG r4, 0x40784078;
CHECKREG r5, 0x203c203c;
R6 = LSHIFT R0 BY R1.L (V); /* r6 = 0x40784078 */
R7 = LSHIFT R2 BY R3.L (V); /* r7 = 0x203c203c */
CHECKREG r6, 0x40784078;
CHECKREG r7, 0x203c203c;
// lshift : (full reg)
imm32 r1, -3;
imm32 r3, -4;
R6 = LSHIFT R0 BY R1.L; /* r6 = 0x101e101e */
R7 = LSHIFT R2 BY R3.L; /* r7 = 0x080f080f */
CHECKREG r6, 0x101e101e;
CHECKREG r7, 0x080f080f;
pass
|
