File: hwloop-lt-bits.s

package info (click to toggle)
gdb-doc 16.3-1
  • links: PTS, VCS
  • area: non-free
  • in suites: forky, sid, trixie
  • size: 244,264 kB
  • sloc: ansic: 2,134,731; asm: 375,582; exp: 206,875; cpp: 73,639; makefile: 70,232; sh: 26,038; python: 13,697; yacc: 11,341; ada: 7,358; xml: 6,098; perl: 5,077; pascal: 3,389; tcl: 2,986; f90: 2,764; lisp: 1,984; cs: 879; lex: 738; sed: 228; awk: 181; objc: 137; fortran: 57
file content (25 lines) | stat: -rw-r--r-- 317 bytes parent folder | download | duplicates (33) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
 
# Blackfin testcase for HW Loops (LT) LSB behavior
# mach: bfin

	.include "testutils.inc"

	start

	# Loading LT should always clear LSB
	imm32 R6, 0xaaaa5555
	R4 = R6;
	BITCLR (R4, 0);

	LT0 = R6;
	LT1 = R6;

	R0 = LT0;
	CC = R0 == R4;
	IF ! CC JUMP 1f;

	R0 = LT1;
	CC = R0 == R4;
	IF ! CC JUMP 1f;

	pass
1:	fail