1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
|
//Original:/proj/frio/dv/testcases/seq/se_regmv_usp_sysreg/se_regmv_usp_sysreg.dsp
// Description: RegMV USP to SYSREG
# mach: bfin
# sim: --environment operating
#include "test.h"
.include "testutils.inc"
start
//
// Constants and Defines
//
include(selfcheck.inc)
include(std.inc)
include(symtable.inc)
//*********************************************************************
BEGIN:
// KLUDGE: from perl script must place cycles 2 write before cycles
// write, and cycles 2 read AFTER cycles read
// PUT YOUR TEST HERE!
R0 = 0;
SP = R0;
SYSCFG = R0;
CHECK_INIT_DEF(p0); //CHECK_INIT(p0, 0xFF7FFFFC);
R0 = 0x59c4 (Z);
R0.H = 0x95a6;
USP = R0;
ASTAT = USP;
R1 = ASTAT;
R0 = 0xd4a4 (Z);
R0.H = 0xd16c;
USP = R0;
RETS = USP;
R1 = RETS;
CHECKREG(r1, 3513570468);
R0 = 0x2bca (Z);
R0.H = 0x6ad8;
USP = R0;
LC0 = USP;
R1 = LC0;
CHECKREG(r1, 1792551882);
R0 = 0x6d4a (Z);
R0.H = 0xada2;
USP = R0;
LT0 = USP;
R1 = LT0;
CHECKREG(r1, 2913103178);
R0 = 0x6b18 (Z);
R0.H = 0x931c;
USP = R0;
LB0 = USP;
R1 = LB0;
CHECKREG(r1, 2468113176);
R0 = 0x62da (Z);
R0.H = 0x16ee;
USP = R0;
LC1 = USP;
R1 = LC1;
CHECKREG(r1, 384721626);
R0 = 0x7c60 (Z);
R0.H = 0xf7c8;
USP = R0;
LT1 = USP;
R1 = LT1;
CHECKREG(r1, 4157111392);
R0 = 0x182 (Z);
R0.H = 0x942;
USP = R0;
LB1 = USP;
R1 = LB1;
CHECKREG(r1, 155320706);
R0 = 0xd5a2 (Z);
R0.H = 0x8782;
USP = R0;
CYCLES2 = USP;
// KLUDGE - moved read after that for cycles
R0 = 0x297c (Z);
R0.H = 0x9d06;
USP = R0;
CYCLES = USP;
R1 = CYCLES;
CHECKREG(r1, 2634426748);
R1 = CYCLES2; // KLUDGE moved read after that for cycles
CHECKREG(r1, 2273498530);
R0 = 0x8c66 (Z);
R0.H = 0x3d64;
USP = R0;
SEQSTAT = USP;
R1 = SEQSTAT;
R0 = 0x3b8c (Z);
R0.H = 0xdcd4;
USP = R0;
SYSCFG = USP;
R1 = SYSCFG;
R0 = 0xb1ae (Z);
R0.H = 0x6f6;
USP = R0;
RETI = USP;
R1 = RETI;
CHECKREG(r1, 116830638);
R0 = 0x32b0 (Z);
R0.H = 0x9b7e;
USP = R0;
RETX = USP;
R1 = RETX;
CHECKREG(r1, 2608738992);
R0 = 0xea72 (Z);
R0.H = 0x11ea;
USP = R0;
RETN = USP;
R1 = RETN;
CHECKREG(r1, 300608114);
R0 = 0x2c58 (Z);
R0.H = 0xb13a;
USP = R0;
RETE = USP;
R1 = RETE;
CHECKREG(r1, 2973379672);
// Sanity check
USP = R0;
USP = R1;
USP = R2;
USP = R3;
USP = R4;
USP = R5;
USP = R6;
USP = R7;
USP = P0;
USP = P1;
USP = P2;
USP = P3;
USP = P4;
USP = P5;
USP = SP;
USP = FP;
USP = A0.X;
USP = A0.W;
USP = A1.X;
USP = A1.W;
A0.X = USP;
A0.W = USP;
A1.X = USP;
A1.W = USP;
END:
dbg_pass; // End the test
//*********************************************************************
|
