1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
|
# frv testcase for caddcc $GRi,$GRj,$GRk,$CCi,$cond
# mach: all
.include "testutils.inc"
start
.global caddcc
caddcc:
set_spr_immed 0x1b1b,cccr
set_gr_immed 1,gr7
set_gr_immed 2,gr8
set_icc 0x0f,0 ; Set mask opposite of expected
caddcc gr7,gr8,gr8,cc0,1
test_icc 0 0 0 0 icc0
test_gr_immed 3,gr8
set_gr_limmed 0x7fff,0xffff,gr7
set_gr_immed 1,gr8
set_icc 0x05,0 ; Set mask opposite of expected
caddcc gr7,gr8,gr8,cc0,1
test_icc 1 0 1 0 icc0
test_gr_limmed 0x8000,0x0000,gr8
set_icc 0x08,0 ; Set mask opposite of expected
caddcc gr8,gr8,gr8,cc4,1
test_icc 0 1 1 1 icc0
test_gr_immed 0,gr8
set_gr_limmed 0x8000,0x0000,gr8
set_icc 0x08,0 ; Set mask opposite of expected
caddcc gr8,gr8,gr8,cc4,1; test zero, carry and overflow bits
test_icc 0 1 1 1 icc0
test_gr_immed 0,gr8
set_gr_immed 1,gr7
set_gr_immed 2,gr8
set_icc 0x0f,0 ; Set mask opposite of expected
caddcc gr7,gr8,gr8,cc0,0
test_icc 1 1 1 1 icc0
test_gr_immed 2,gr8
set_gr_limmed 0x7fff,0xffff,gr7
set_gr_immed 1,gr8
set_icc 0x05,0 ; Set mask opposite of expected
caddcc gr7,gr8,gr8,cc0,0
test_icc 0 1 0 1 icc0
test_gr_immed 1,gr8
set_icc 0x08,0 ; Set mask opposite of expected
caddcc gr8,gr8,gr8,cc4,0
test_icc 1 0 0 0 icc0
test_gr_immed 1,gr8
set_gr_limmed 0x8000,0x0000,gr8
set_icc 0x08,0 ; Set mask opposite of expected
caddcc gr8,gr8,gr8,cc4,0; test zero, carry and overflow bits
test_icc 1 0 0 0 icc0
test_gr_limmed 0x8000,0x0000,gr8
set_gr_immed 1,gr7
set_gr_immed 2,gr8
set_icc 0x0f,1 ; Set mask opposite of expected
caddcc gr7,gr8,gr8,cc1,0
test_icc 0 0 0 0 icc1
test_gr_immed 3,gr8
set_gr_limmed 0x7fff,0xffff,gr7
set_gr_immed 1,gr8
set_icc 0x05,1 ; Set mask opposite of expected
caddcc gr7,gr8,gr8,cc1,0
test_icc 1 0 1 0 icc1
test_gr_limmed 0x8000,0x0000,gr8
set_icc 0x08,1 ; Set mask opposite of expected
caddcc gr8,gr8,gr8,cc5,0
test_icc 0 1 1 1 icc1
test_gr_immed 0,gr8
set_gr_limmed 0x8000,0x0000,gr8
set_icc 0x08,1 ; Set mask opposite of expected
caddcc gr8,gr8,gr8,cc5,0; test zero, carry and overflow bits
test_icc 0 1 1 1 icc1
test_gr_immed 0,gr8
set_gr_immed 1,gr7
set_gr_immed 2,gr8
set_icc 0x0f,1 ; Set mask opposite of expected
caddcc gr7,gr8,gr8,cc1,1
test_icc 1 1 1 1 icc1
test_gr_immed 2,gr8
set_gr_limmed 0x7fff,0xffff,gr7
set_gr_immed 1,gr8
set_icc 0x05,1 ; Set mask opposite of expected
caddcc gr7,gr8,gr8,cc1,1
test_icc 0 1 0 1 icc1
test_gr_immed 1,gr8
set_icc 0x08,1 ; Set mask opposite of expected
caddcc gr8,gr8,gr8,cc5,1
test_icc 1 0 0 0 icc1
test_gr_immed 1,gr8
set_gr_limmed 0x8000,0x0000,gr8
set_icc 0x08,1 ; Set mask opposite of expected
caddcc gr8,gr8,gr8,cc5,1; test zero, carry and overflow bits
test_icc 1 0 0 0 icc1
test_gr_limmed 0x8000,0x0000,gr8
set_gr_immed 1,gr7
set_gr_immed 2,gr8
set_icc 0x0f,2 ; Set mask opposite of expected
caddcc gr7,gr8,gr8,cc2,0
test_icc 1 1 1 1 icc2
test_gr_immed 2,gr8
set_gr_limmed 0x7fff,0xffff,gr7
set_gr_immed 1,gr8
set_icc 0x05,2 ; Set mask opposite of expected
caddcc gr7,gr8,gr8,cc2,0
test_icc 0 1 0 1 icc2
test_gr_immed 1,gr8
set_icc 0x08,2 ; Set mask opposite of expected
caddcc gr8,gr8,gr8,cc6,1
test_icc 1 0 0 0 icc2
test_gr_immed 1,gr8
set_gr_limmed 0x8000,0x0000,gr8
set_icc 0x08,2 ; Set mask opposite of expected
caddcc gr8,gr8,gr8,cc6,1; test zero, carry and overflow bits
test_icc 1 0 0 0 icc2
test_gr_limmed 0x8000,0x0000,gr8
set_gr_immed 1,gr7
set_gr_immed 2,gr8
set_icc 0x0f,3 ; Set mask opposite of expected
caddcc gr7,gr8,gr8,cc3,0
test_icc 1 1 1 1 icc3
test_gr_immed 2,gr8
set_gr_limmed 0x7fff,0xffff,gr7
set_gr_immed 1,gr8
set_icc 0x05,3 ; Set mask opposite of expected
caddcc gr7,gr8,gr8,cc3,0
test_icc 0 1 0 1 icc3
test_gr_immed 1,gr8
set_icc 0x08,3 ; Set mask opposite of expected
caddcc gr8,gr8,gr8,cc7,1
test_icc 1 0 0 0 icc3
test_gr_immed 1,gr8
set_gr_limmed 0x8000,0x0000,gr8
set_icc 0x08,3 ; Set mask opposite of expected
caddcc gr8,gr8,gr8,cc7,1; test zero, carry and overflow bits
test_icc 1 0 0 0 icc3
test_gr_limmed 0x8000,0x0000,gr8
pass
|
